{"schemaVersion":"1.0.0","generatedAt":"2026-09-16T12:50:47.805Z","count":253,"disclaimer":"MHS remains a limited research preview. Announced support is not equivalent to a verified public implementation.","repositories":[{"slug":"huggingface-lerobot","ecosystem":"MHS","name":"LeRobot","owner":"Hugging Face","fullName":"huggingface/lerobot","url":"https://github.com/huggingface/lerobot","description":{"en":"An open-source library for end-to-end robot learning and real-world robotics.","zh":"面向端到端机器人学习和真实世界机器人的开源库。"},"relation":{"en":"An open-source library for end-to-end robot learning and real-world robotics.","zh":"面向端到端机器人学习和真实世界机器人的开源库。"},"stars":27397,"forks":5614,"openIssues":859,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:07.851Z","categories":["Robot Learning","Robotics"],"hardware":["Robot"],"topics":[],"archived":false,"featured":true,"views":24},{"slug":"ufrisk-pcileech-fpga","ecosystem":"Hardware","name":"pcileech-fpga","owner":"ufrisk","fullName":"ufrisk/pcileech-fpga","url":"https://github.com/ufrisk/pcileech-fpga","description":{"en":"FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software","zh":"FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software"},"relation":{"en":"FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software","zh":"FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software"},"stars":1812,"forks":391,"openIssues":4,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:06.860Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"github0null-eide","ecosystem":"Hardware","name":"eide","owner":"github0null","fullName":"github0null/eide","url":"https://github.com/github0null/eide","description":{"en":"An embedded development environment for mcs51/stm8/avr/cortex-m/riscv on VsCode.","zh":"An embedded development environment for mcs51/stm8/avr/cortex-m/riscv on VsCode."},"relation":{"en":"An embedded development environment for mcs51/stm8/avr/cortex-m/riscv on VsCode.","zh":"An embedded development environment for mcs51/stm8/avr/cortex-m/riscv on VsCode."},"stars":1038,"forks":106,"openIssues":24,"language":"TypeScript","license":"MIT","updatedAt":"2026-09-11T03:00:07.062Z","categories":["RISC-V","嵌入式硬件"],"hardware":[],"topics":["8051","arm","arm-none-eabi","armcc","armclang","avr","clang","cortex-m","dev","gcc","ide","llvm","mcp","mcs51","mcu","riscv","sdcc","stm32","stm8","vscode"],"archived":false,"featured":false,"views":1},{"slug":"google-gf180mcu-pdk","ecosystem":"Hardware","name":"gf180mcu-pdk","owner":"google","fullName":"google/gf180mcu-pdk","url":"https://github.com/google/gf180mcu-pdk","description":{"en":"PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).","zh":"PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU)."},"relation":{"en":"PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).","zh":"PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU)."},"stars":526,"forks":77,"openIssues":24,"language":"Makefile","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:07.088Z","categories":["EDA工具","ASIC/芯片","嵌入式硬件"],"hardware":[],"topics":["180nm","asic","eda","gf180mcu","globalfoundries","openroad","pdk"],"archived":false,"featured":false,"views":1},{"slug":"apirrone-open-duck-mini","ecosystem":"Hardware","name":"Open Duck Mini","owner":"Alexandre Pédemonte","fullName":"apirrone/Open_Duck_Mini","url":"https://github.com/apirrone/Open_Duck_Mini","description":{"en":"An open mini biped robot with simulation, reinforcement learning, and real-hardware deployment assets.","zh":"包含仿真、强化学习和真机部署资料的开放迷你双足机器人。"},"relation":{"en":"An open mini biped robot with simulation, reinforcement learning, and real-hardware deployment assets.","zh":"包含仿真、强化学习和真机部署资料的开放迷你双足机器人。"},"stars":4034,"forks":518,"openIssues":29,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:06.983Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":2},{"slug":"therobotstudio-so-arm100","ecosystem":"Hardware","name":"SO-100 / SO-101 Arms","owner":"The Robot Studio","fullName":"TheRobotStudio/SO-ARM100","url":"https://github.com/TheRobotStudio/SO-ARM100","description":{"en":"Open, build-it-yourself robot arms designed to work with the LeRobot AI robotics library.","zh":"面向 LeRobot AI 机器人库设计、可自行组装的开放机械臂。"},"relation":{"en":"Open, build-it-yourself robot arms designed to work with the LeRobot AI robotics library.","zh":"面向 LeRobot AI 机器人库设计、可自行组装的开放机械臂。"},"stars":7422,"forks":681,"openIssues":83,"language":"Unknown","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:07.003Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":3},{"slug":"30350n-pcb2blender","ecosystem":"Hardware","name":"pcb2blender","owner":"30350n","fullName":"30350n/pcb2blender","url":"https://github.com/30350n/pcb2blender","description":{"en":"KiCad to Blender 3D model workflow","zh":"KiCad to Blender 3D model workflow"},"relation":{"en":"KiCad to Blender 3D model workflow","zh":"KiCad to Blender 3D model workflow"},"stars":775,"forks":25,"openIssues":13,"language":"Python","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:06.947Z","categories":["PCB/电路板","开源硬件(通用)"],"hardware":[],"topics":["blender","blender-addon","kicad","kicad-plugin","pcb","pcb-art"],"archived":false,"featured":true,"views":3},{"slug":"chipsalliance-cores-veer-eh1","ecosystem":"Hardware","name":"Cores-VeeR-EH1","owner":"chipsalliance","fullName":"chipsalliance/Cores-VeeR-EH1","url":"https://github.com/chipsalliance/Cores-VeeR-EH1","description":{"en":"VeeR EH1 core","zh":"VeeR EH1 core"},"relation":{"en":"VeeR EH1 core","zh":"VeeR EH1 core"},"stars":966,"forks":243,"openIssues":29,"language":"SystemVerilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:07.103Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言","EDA工具","SoC","ASIC/芯片"],"hardware":[],"topics":["ahb-lite","asic-design","axi4","fpga","fusesoc","open-source-hardware","processor","risc","risc-v","riscv","riscv32","rtl","veer","verilator","western-digital"],"archived":false,"featured":false,"views":1},{"slug":"modelcontextprotocol-servers","ecosystem":"MCP","name":"MCP Servers","owner":"Model Context Protocol","fullName":"modelcontextprotocol/servers","url":"https://github.com/modelcontextprotocol/servers","description":{"en":"Reference implementations for Model Context Protocol servers.","zh":"Model Context Protocol 服务器参考实现集合。"},"relation":{"en":"Reference implementations for Model Context Protocol servers.","zh":"Model Context Protocol 服务器参考实现集合。"},"stars":90223,"forks":11617,"openIssues":508,"language":"TypeScript","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:07.369Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":0},{"slug":"rejunity-z80-open-silicon","ecosystem":"Hardware","name":"z80-open-silicon","owner":"rejunity","fullName":"rejunity/z80-open-silicon","url":"https://github.com/rejunity/z80-open-silicon","description":{"en":"Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.","zh":"Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80."},"relation":{"en":"Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.","zh":"Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80."},"stars":792,"forks":39,"openIssues":5,"language":"Verilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:17.339Z","categories":["CPU/处理器","HDL/硬件描述语言","ASIC/芯片"],"hardware":[],"topics":["chip","cpu","foss","retrocomputing","tapeout","tinytapeout","verilog","z80"],"archived":false,"featured":false,"views":1},{"slug":"circuitvalley-usb-c-industrial-camera-fpga-usb3","ecosystem":"Hardware","name":"USB_C_Industrial_Camera_FPGA_USB3","owner":"circuitvalley","fullName":"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3","url":"https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3","description":{"en":"Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.","zh":"Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source."},"relation":{"en":"Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.","zh":"Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source."},"stars":1153,"forks":220,"openIssues":0,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:17.417Z","categories":["FPGA","HDL/硬件描述语言","PCB/电路板"],"hardware":[],"topics":["camera","csi","fpga","mipi","mipi-csi-receiver","usb","usb3","uvc","verilog"],"archived":false,"featured":false,"views":1},{"slug":"yosyshq-picorv32","ecosystem":"Hardware","name":"picorv32","owner":"YosysHQ","fullName":"YosysHQ/picorv32","url":"https://github.com/YosysHQ/picorv32","description":{"en":"PicoRV32 - A Size-Optimized RISC-V CPU","zh":"PicoRV32 - A Size-Optimized RISC-V CPU"},"relation":{"en":"PicoRV32 - A Size-Optimized RISC-V CPU","zh":"PicoRV32 - A Size-Optimized RISC-V CPU"},"stars":4384,"forks":1001,"openIssues":86,"language":"Verilog","license":"ISC","updatedAt":"2026-09-11T03:00:07.457Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"enjoy-digital-litex","ecosystem":"Hardware","name":"litex","owner":"enjoy-digital","fullName":"enjoy-digital/litex","url":"https://github.com/enjoy-digital/litex","description":{"en":"Build your hardware, easily!","zh":"Build your hardware, easily!"},"relation":{"en":"Build your hardware, easily!","zh":"Build your hardware, easily!"},"stars":4081,"forks":752,"openIssues":117,"language":"Python","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:07.323Z","categories":["FPGA","SoC"],"hardware":[],"topics":["fpga","hardware","system-on-chip"],"archived":false,"featured":false,"views":2},{"slug":"evanman83-ours-project","ecosystem":"Hardware","name":"OURS-project","owner":"evanman83","fullName":"evanman83/OURS-project","url":"https://github.com/evanman83/OURS-project","description":{"en":"Step-by-step instructions to build a smartphone that is open-source, upgradeable, repairable, and Big Tech free.","zh":"Step-by-step instructions to build a smartphone that is open-source, upgradeable, repairable, and Big Tech free."},"relation":{"en":"Step-by-step instructions to build a smartphone that is open-source, upgradeable, repairable, and Big Tech free.","zh":"Step-by-step instructions to build a smartphone that is open-source, upgradeable, repairable, and Big Tech free."},"stars":898,"forks":57,"openIssues":5,"language":"Python","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:07.391Z","categories":["其他硬件相关"],"hardware":[],"topics":["gps","hardware","linux","lte","open-source","open-source-hardware","raspberry-pi","smartphone"],"archived":false,"featured":false,"views":1},{"slug":"strands-labs-robots-sim","ecosystem":"MHS","name":"Strands Robots Sim","owner":"Strands Labs","fullName":"strands-labs/robots-sim","url":"https://github.com/strands-labs/robots-sim","description":{"en":"Simulated environments for robot agent evaluation and reinforcement learning.","zh":"用于机器人智能体评测与强化学习的仿真环境。"},"relation":{"en":"Simulated environments for robot agent evaluation and reinforcement learning.","zh":"用于机器人智能体评测与强化学习的仿真环境。"},"stars":34,"forks":10,"openIssues":3,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:07.068Z","categories":["Simulation","Robot Learning"],"hardware":[],"topics":[],"archived":false,"featured":true,"views":5},{"slug":"brunolevy-learn-fpga","ecosystem":"Hardware","name":"learn-fpga","owner":"BrunoLevy","fullName":"BrunoLevy/learn-fpga","url":"https://github.com/BrunoLevy/learn-fpga","description":{"en":"Learning FPGA, yosys, nextpnr, and RISC-V","zh":"Learning FPGA, yosys, nextpnr, and RISC-V"},"relation":{"en":"Learning FPGA, yosys, nextpnr, and RISC-V","zh":"Learning FPGA, yosys, nextpnr, and RISC-V"},"stars":3673,"forks":349,"openIssues":58,"language":"C++","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:07.474Z","categories":["RISC-V","FPGA","EDA工具"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"openrisc-mor1kx","ecosystem":"Hardware","name":"mor1kx","owner":"openrisc","fullName":"openrisc/mor1kx","url":"https://github.com/openrisc/mor1kx","description":{"en":"mor1kx - an OpenRISC 1000 processor IP core","zh":"mor1kx - an OpenRISC 1000 processor IP core"},"relation":{"en":"mor1kx - an OpenRISC 1000 processor IP core","zh":"mor1kx - an OpenRISC 1000 processor IP core"},"stars":591,"forks":159,"openIssues":41,"language":"Verilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:07.529Z","categories":["RISC-V","CPU/处理器","HDL/硬件描述语言"],"hardware":[],"topics":["openrisc","verilog"],"archived":false,"featured":false,"views":1},{"slug":"rakyll-go-hardware","ecosystem":"Hardware","name":"go-hardware","owner":"rakyll","fullName":"rakyll/go-hardware","url":"https://github.com/rakyll/go-hardware","description":{"en":"A directory of hardware related libs, tools, and tutorials for Go","zh":"A directory of hardware related libs, tools, and tutorials for Go"},"relation":{"en":"A directory of hardware related libs, tools, and tutorials for Go","zh":"A directory of hardware related libs, tools, and tutorials for Go"},"stars":1387,"forks":98,"openIssues":3,"language":"Go","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:07.514Z","categories":["嵌入式硬件"],"hardware":[],"topics":["cgo","embedded","go","hardware","tutorials"],"archived":false,"featured":false,"views":1},{"slug":"wangxuan95-fpga-usb-device","ecosystem":"Hardware","name":"FPGA-USB-Device","owner":"WangXuan95","fullName":"WangXuan95/FPGA-USB-Device","url":"https://github.com/WangXuan95/FPGA-USB-Device","description":{"en":"An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-speed) device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。","zh":"An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-speed) device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。"},"relation":{"en":"An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-speed) device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。","zh":"An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-speed) device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。"},"stars":921,"forks":154,"openIssues":12,"language":"Verilog","license":"LGPL-2.1","updatedAt":"2026-09-11T03:00:18.462Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["cdc","fpga","keyboard","rtl","usb","usb-audio","usb-camera","usb-cdc","usb-controller","usb-device","usb-disk","usb-hid","usb-keyboard","usb-microphone","usb-serial","usb-speaker","usb-uart","usb-uvc","uvc","verilog"],"archived":false,"featured":false,"views":1},{"slug":"but0n-avem","ecosystem":"Hardware","name":"Avem","owner":"but0n","fullName":"but0n/Avem","url":"https://github.com/but0n/Avem","description":{"en":"🚁 轻量级无人机飞控-[Drone]-[STM32]-[PID]-[BLDC]","zh":"🚁 轻量级无人机飞控-[Drone]-[STM32]-[PID]-[BLDC]"},"relation":{"en":"🚁 轻量级无人机飞控-[Drone]-[STM32]-[PID]-[BLDC]","zh":"🚁 轻量级无人机飞控-[Drone]-[STM32]-[PID]-[BLDC]"},"stars":2892,"forks":585,"openIssues":8,"language":"C","license":"MIT","updatedAt":"2026-09-11T03:00:07.722Z","categories":["PCB/电路板","嵌入式硬件"],"hardware":[],"topics":["arm","drones","flight-controller","freertos","hardware","imu","kicad","pcb-layout","stm32"],"archived":false,"featured":false,"views":1},{"slug":"trabucayre-openfpgaloader","ecosystem":"Hardware","name":"openFPGALoader","owner":"trabucayre","fullName":"trabucayre/openFPGALoader","url":"https://github.com/trabucayre/openFPGALoader","description":{"en":"Universal utility for programming FPGA","zh":"Universal utility for programming FPGA"},"relation":{"en":"Universal utility for programming FPGA","zh":"Universal utility for programming FPGA"},"stars":1728,"forks":385,"openIssues":140,"language":"C++","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:07.726Z","categories":["FPGA"],"hardware":[],"topics":["arty","bitstream","cyclone","fpga","gowin","intel","lattice","trenz-gowin-littlebee","xilinx"],"archived":false,"featured":false,"views":1},{"slug":"openhwgroup-core-v-verif","ecosystem":"Hardware","name":"core-v-verif","owner":"openhwgroup","fullName":"openhwgroup/core-v-verif","url":"https://github.com/openhwgroup/core-v-verif","description":{"en":"Functional verification project for the CORE-V family of RISC-V cores.","zh":"Functional verification project for the CORE-V family of RISC-V cores."},"relation":{"en":"Functional verification project for the CORE-V family of RISC-V cores.","zh":"Functional verification project for the CORE-V family of RISC-V cores."},"stars":719,"forks":324,"openIssues":158,"language":"Assembly","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:18.630Z","categories":["RISC-V","HDL/硬件描述语言"],"hardware":[],"topics":["risc-v","systemverilog","uvm","verification"],"archived":false,"featured":false,"views":3},{"slug":"rsd-devel-rsd","ecosystem":"Hardware","name":"rsd","owner":"rsd-devel","fullName":"rsd-devel/rsd","url":"https://github.com/rsd-devel/rsd","description":{"en":"RSD: RISC-V Out-of-Order Superscalar Processor","zh":"RSD: RISC-V Out-of-Order Superscalar Processor"},"relation":{"en":"RSD: RISC-V Out-of-Order Superscalar Processor","zh":"RSD: RISC-V Out-of-Order Superscalar Processor"},"stars":1200,"forks":122,"openIssues":37,"language":"SystemVerilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:07.862Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"alexforencich-verilog-axi","ecosystem":"Hardware","name":"verilog-axi","owner":"alexforencich","fullName":"alexforencich/verilog-axi","url":"https://github.com/alexforencich/verilog-axi","description":{"en":"Verilog AXI components for FPGA implementation","zh":"Verilog AXI components for FPGA implementation"},"relation":{"en":"Verilog AXI components for FPGA implementation","zh":"Verilog AXI components for FPGA implementation"},"stars":2131,"forks":543,"openIssues":69,"language":"Verilog","license":"MIT","updatedAt":"2026-09-11T03:00:07.839Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"facebookarchive-surround360","ecosystem":"Hardware","name":"Surround360","owner":"facebookarchive","fullName":"facebookarchive/Surround360","url":"https://github.com/facebookarchive/Surround360","description":{"en":"Surround360 is Facebook's open source hardware and software for capturing stereoscopic 3D 360 video for VR. The repo contains hardware designs, as well as software for camera control and rendering.","zh":"Surround360 is Facebook's open source hardware and software for capturing stereoscopic 3D 360 video for VR. The repo contains hardware designs, as well as software for camera control and rendering."},"relation":{"en":"Surround360 is Facebook's open source hardware and software for capturing stereoscopic 3D 360 video for VR. The repo contains hardware designs, as well as software for camera control and rendering.","zh":"Surround360 is Facebook's open source hardware and software for capturing stereoscopic 3D 360 video for VR. The repo contains hardware designs, as well as software for camera control and rendering."},"stars":2185,"forks":578,"openIssues":43,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:08.094Z","categories":["开源硬件(通用)"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":3},{"slug":"cyring-corefreq","ecosystem":"Hardware","name":"CoreFreq","owner":"cyring","fullName":"cyring/CoreFreq","url":"https://github.com/cyring/CoreFreq","description":{"en":"CoreFreq : CPU monitoring and tuning software designed for the 64-bit processors.","zh":"CoreFreq : CPU monitoring and tuning software designed for the 64-bit processors."},"relation":{"en":"CoreFreq : CPU monitoring and tuning software designed for the 64-bit processors.","zh":"CoreFreq : CPU monitoring and tuning software designed for the 64-bit processors."},"stars":2240,"forks":148,"openIssues":1,"language":"C","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:19.169Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":["aarch64","amd-epyc","amd-threadripper","arm64","cpu-cache","cpu-monitoring","cpu-temperature","cpuid","cpuinfo","ddr3","ddr4","dgx-spark","intel-x86-64","powerpc","process-monitor","processor","ram-info","riscv64","ryzen","tuning"],"archived":false,"featured":false,"views":3},{"slug":"cvut-qtrvsim","ecosystem":"Hardware","name":"qtrvsim","owner":"cvut","fullName":"cvut/qtrvsim","url":"https://github.com/cvut/qtrvsim","description":{"en":"RISC-V CPU simulator for education purposes","zh":"RISC-V CPU simulator for education purposes"},"relation":{"en":"RISC-V CPU simulator for education purposes","zh":"RISC-V CPU simulator for education purposes"},"stars":633,"forks":97,"openIssues":27,"language":"C++","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:08.192Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":["computer-architecture","cpu-emulator","risc-v","teaching"],"archived":false,"featured":false,"views":1},{"slug":"amaranth-lang-amaranth","ecosystem":"Hardware","name":"amaranth","owner":"amaranth-lang","fullName":"amaranth-lang/amaranth","url":"https://github.com/amaranth-lang/amaranth","description":{"en":"A modern hardware definition language and toolchain based on Python","zh":"A modern hardware definition language and toolchain based on Python"},"relation":{"en":"A modern hardware definition language and toolchain based on Python","zh":"A modern hardware definition language and toolchain based on Python"},"stars":2079,"forks":205,"openIssues":130,"language":"Python","license":"BSD-2-Clause","updatedAt":"2026-09-11T03:00:08.224Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["amaranth-hdl","fpga","hdl"],"archived":false,"featured":false,"views":1},{"slug":"corundum-corundum","ecosystem":"Hardware","name":"corundum","owner":"corundum","fullName":"corundum/corundum","url":"https://github.com/corundum/corundum","description":{"en":"Open source FPGA-based NIC and platform for in-network compute","zh":"Open source FPGA-based NIC and platform for in-network compute"},"relation":{"en":"Open source FPGA-based NIC and platform for in-network compute","zh":"Open source FPGA-based NIC and platform for in-network compute"},"stars":2461,"forks":553,"openIssues":130,"language":"Verilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:08.208Z","categories":["FPGA"],"hardware":[],"topics":["fpga","in-network-compute","linux","networking","nic"],"archived":false,"featured":false,"views":1},{"slug":"kfrlib-kfr","ecosystem":"Hardware","name":"kfr","owner":"kfrlib","fullName":"kfrlib/kfr","url":"https://github.com/kfrlib/kfr","description":{"en":"Fast, modern C++ DSP framework, FFT, Sample Rate Conversion, FIR/IIR/Biquad Filters (SSE, AVX, AVX-512, ARM NEON, RISC-V RVV)","zh":"Fast, modern C++ DSP framework, FFT, Sample Rate Conversion, FIR/IIR/Biquad Filters (SSE, AVX, AVX-512, ARM NEON, RISC-V RVV)"},"relation":{"en":"Fast, modern C++ DSP framework, FFT, Sample Rate Conversion, FIR/IIR/Biquad Filters (SSE, AVX, AVX-512, ARM NEON, RISC-V RVV)","zh":"Fast, modern C++ DSP framework, FFT, Sample Rate Conversion, FIR/IIR/Biquad Filters (SSE, AVX, AVX-512, ARM NEON, RISC-V RVV)"},"stars":1921,"forks":281,"openIssues":19,"language":"C++","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:13.648Z","categories":["RISC-V"],"hardware":[],"topics":["audio","audio-processing","avx","avx512","clang","cplusplus","cplusplus-14","cplusplus-17","cpp14","cpp17","cxx","dft","digital-signal-processing","discrete-fourier-transform","dsp","fast-fourier-transform","fft","header-only","risc-v","simd"],"archived":false,"featured":false,"views":2},{"slug":"luke-jr-bfgminer","ecosystem":"Hardware","name":"bfgminer","owner":"luke-jr","fullName":"luke-jr/bfgminer","url":"https://github.com/luke-jr/bfgminer","description":{"en":"Modular ASIC/FPGA miner written in C, featuring overclocking, monitoring, fan speed control and remote interface capabilities.","zh":"Modular ASIC/FPGA miner written in C, featuring overclocking, monitoring, fan speed control and remote interface capabilities."},"relation":{"en":"Modular ASIC/FPGA miner written in C, featuring overclocking, monitoring, fan speed control and remote interface capabilities.","zh":"Modular ASIC/FPGA miner written in C, featuring overclocking, monitoring, fan speed control and remote interface capabilities."},"stars":1953,"forks":833,"openIssues":285,"language":"C","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:08.202Z","categories":["FPGA","ASIC/芯片"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":2},{"slug":"yaqwsx-kikit","ecosystem":"Hardware","name":"KiKit","owner":"yaqwsx","fullName":"yaqwsx/KiKit","url":"https://github.com/yaqwsx/KiKit","description":{"en":"Automation tools for KiCAD","zh":"Automation tools for KiCAD"},"relation":{"en":"Automation tools for KiCAD","zh":"Automation tools for KiCAD"},"stars":2023,"forks":255,"openIssues":98,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:08.182Z","categories":["PCB/电路板"],"hardware":[],"topics":["automation","kicad","panelization","pcb"],"archived":false,"featured":false,"views":1},{"slug":"fpgawars-apio","ecosystem":"Hardware","name":"apio","owner":"FPGAwars","fullName":"FPGAwars/apio","url":"https://github.com/FPGAwars/apio","description":{"en":":seedling: Open source ecosystem for open FPGA boards","zh":":seedling: Open source ecosystem for open FPGA boards"},"relation":{"en":":seedling: Open source ecosystem for open FPGA boards","zh":":seedling: Open source ecosystem for open FPGA boards"},"stars":1007,"forks":169,"openIssues":42,"language":"Python","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:08.445Z","categories":["FPGA","HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["apio","cli","fpga","icestorm","lattice","manager","package","python","verilog"],"archived":false,"featured":false,"views":3},{"slug":"lekkit-rvvm","ecosystem":"Hardware","name":"RVVM","owner":"LekKit","fullName":"LekKit/RVVM","url":"https://github.com/LekKit/RVVM","description":{"en":"The RISC-V Virtual Machine","zh":"The RISC-V Virtual Machine"},"relation":{"en":"The RISC-V Virtual Machine","zh":"The RISC-V Virtual Machine"},"stars":1296,"forks":95,"openIssues":75,"language":"C","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:19.633Z","categories":["RISC-V"],"hardware":[],"topics":["c","emulation","emulator","emulators","instruction-decoding","jit","linux","risc","risc-v","riscv","riscv-emulator","riscv-linux","riscv-simulator","riscv32","riscv64","rvvm","tracing-jit","translation","virtual-machine","vm"],"archived":false,"featured":false,"views":1},{"slug":"yosyshq-nextpnr","ecosystem":"Hardware","name":"nextpnr","owner":"YosysHQ","fullName":"YosysHQ/nextpnr","url":"https://github.com/YosysHQ/nextpnr","description":{"en":"nextpnr portable FPGA place and route tool","zh":"nextpnr portable FPGA place and route tool"},"relation":{"en":"nextpnr portable FPGA place and route tool","zh":"nextpnr portable FPGA place and route tool"},"stars":1751,"forks":345,"openIssues":147,"language":"C++","license":"ISC","updatedAt":"2026-09-11T03:00:08.577Z","categories":["FPGA","EDA工具"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"geigeigeist-klor","ecosystem":"Hardware","name":"KLOR","owner":"GEIGEIGEIST","fullName":"GEIGEIGEIST/KLOR","url":"https://github.com/GEIGEIGEIST/KLOR","description":{"en":"KLOR is 36-42 keys column-staggered split keyboard. It supports a per key RGB matrix, encoders, OLED displays, haptic feedback, audio, a Pixart Paw3204 trackball and four different layouts, through brake off parts.","zh":"KLOR is 36-42 keys column-staggered split keyboard. It supports a per key RGB matrix, encoders, OLED displays, haptic feedback, audio, a Pixart Paw3204 trackball and four different layouts, through brake off parts."},"relation":{"en":"KLOR is 36-42 keys column-staggered split keyboard. It supports a per key RGB matrix, encoders, OLED displays, haptic feedback, audio, a Pixart Paw3204 trackball and four different layouts, through brake off parts.","zh":"KLOR is 36-42 keys column-staggered split keyboard. It supports a per key RGB matrix, encoders, OLED displays, haptic feedback, audio, a Pixart Paw3204 trackball and four different layouts, through brake off parts."},"stars":1191,"forks":116,"openIssues":25,"language":"Unknown","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:08.639Z","categories":["PCB/电路板"],"hardware":[],"topics":["keyboard","pcb","split-keyboard"],"archived":false,"featured":false,"views":3},{"slug":"electroniccats-catsniffer","ecosystem":"Hardware","name":"CatSniffer","owner":"ElectronicCats","fullName":"ElectronicCats/CatSniffer","url":"https://github.com/ElectronicCats/CatSniffer","description":{"en":"CatSniffer is an original multiprotocol and multiband board for sniffing, communicating, and attacking IoT (Internet of Things) devices using the latest radio IoT protocols. It is a highly portable USB stick that integrates TI CC1352, Semtech SX1262, and an RP2040 for V3 or a Microchip SAMD21E17 for V2","zh":"CatSniffer is an original multiprotocol and multiband board for sniffing, communicating, and attacking IoT (Internet of Things) devices using the latest radio IoT protocols. It is a highly portable USB stick that integrates TI CC1352, Semtech SX1262, and an RP2040 for V3 or a Microchip SAMD21E17 for V2"},"relation":{"en":"CatSniffer is an original multiprotocol and multiband board for sniffing, communicating, and attacking IoT (Internet of Things) devices using the latest radio IoT protocols. It is a highly portable USB stick that integrates TI CC1352, Semtech SX1262, and an RP2040 for V3 or a Microchip SAMD21E17 for V2","zh":"CatSniffer is an original multiprotocol and multiband board for sniffing, communicating, and attacking IoT (Internet of Things) devices using the latest radio IoT protocols. It is a highly portable USB stick that integrates TI CC1352, Semtech SX1262, and an RP2040 for V3 or a Microchip SAMD21E17 for V2"},"stars":940,"forks":106,"openIssues":2,"language":"Python","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:08.780Z","categories":["信号处理/射频"],"hardware":[],"topics":["ble","hardware","lora","matter","rp2040","samd21","security","security-tools","sidewalk","sniffers","zigbee"],"archived":false,"featured":false,"views":1},{"slug":"o8vm-octox","ecosystem":"Hardware","name":"octox","owner":"o8vm","fullName":"o8vm/octox","url":"https://github.com/o8vm/octox","description":{"en":"Unix-like OS in Rust inspired by xv6-riscv","zh":"Unix-like OS in Rust inspired by xv6-riscv"},"relation":{"en":"Unix-like OS in Rust inspired by xv6-riscv","zh":"Unix-like OS in Rust inspired by xv6-riscv"},"stars":1636,"forks":64,"openIssues":3,"language":"Rust","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:08.828Z","categories":["RISC-V"],"hardware":[],"topics":["osdev","riscv","rust","xv6-riscv"],"archived":false,"featured":false,"views":1},{"slug":"aolofsson-oh","ecosystem":"Hardware","name":"oh","owner":"aolofsson","fullName":"aolofsson/oh","url":"https://github.com/aolofsson/oh","description":{"en":"Verilog library for ASIC and FPGA designers","zh":"Verilog library for ASIC and FPGA designers"},"relation":{"en":"Verilog library for ASIC and FPGA designers","zh":"Verilog library for ASIC and FPGA designers"},"stars":1439,"forks":304,"openIssues":32,"language":"Verilog","license":"MIT","updatedAt":"2026-09-11T03:00:08.600Z","categories":["FPGA","HDL/硬件描述语言","ASIC/芯片"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"commaai-neo","ecosystem":"Hardware","name":"neo","owner":"commaai","fullName":"commaai/neo","url":"https://github.com/commaai/neo","description":{"en":"all open source hardware from comma.ai","zh":"all open source hardware from comma.ai"},"relation":{"en":"all open source hardware from comma.ai","zh":"all open source hardware from comma.ai"},"stars":1672,"forks":623,"openIssues":3,"language":"Unknown","license":"MIT","updatedAt":"2026-09-11T03:00:09.057Z","categories":["开源硬件(通用)"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"pcbreflux-espressif","ecosystem":"Hardware","name":"espressif","owner":"pcbreflux","fullName":"pcbreflux/espressif","url":"https://github.com/pcbreflux/espressif","description":{"en":"all espressif stuff will committed here","zh":"all espressif stuff will committed here"},"relation":{"en":"all espressif stuff will committed here","zh":"all espressif stuff will committed here"},"stars":608,"forks":434,"openIssues":38,"language":"C","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:08.672Z","categories":["PCB/电路板","嵌入式硬件"],"hardware":[],"topics":["adapter","esp32","espressif","example","howto","kicad","pcb","tutorial"],"archived":false,"featured":false,"views":3},{"slug":"aolofsson-awesome-opensource-hardware","ecosystem":"Hardware","name":"awesome-opensource-hardware","owner":"aolofsson","fullName":"aolofsson/awesome-opensource-hardware","url":"https://github.com/aolofsson/awesome-opensource-hardware","description":{"en":"List of awesome open source hardware tools, generators, and reusable designs","zh":"List of awesome open source hardware tools, generators, and reusable designs"},"relation":{"en":"List of awesome open source hardware tools, generators, and reusable designs","zh":"List of awesome open source hardware tools, generators, and reusable designs"},"stars":2420,"forks":234,"openIssues":15,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:09.694Z","categories":["开源硬件(通用)"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":2},{"slug":"ichi4096-vivado-on-silicon-mac","ecosystem":"Hardware","name":"vivado-on-silicon-mac","owner":"ichi4096","fullName":"ichi4096/vivado-on-silicon-mac","url":"https://github.com/ichi4096/vivado-on-silicon-mac","description":{"en":"Installs Vivado on M1/M2/M3 macs","zh":"Installs Vivado on M1/M2/M3 macs"},"relation":{"en":"Installs Vivado on M1/M2/M3 macs","zh":"Installs Vivado on M1/M2/M3 macs"},"stars":612,"forks":75,"openIssues":18,"language":"C","license":"CC0-1.0","updatedAt":"2026-09-11T03:00:09.154Z","categories":["FPGA","ASIC/芯片"],"hardware":[],"topics":["aarch64","arm","arm64","docker","fpga","macos","vivado","vivado-installer"],"archived":false,"featured":false,"views":1},{"slug":"ben-marshall-awesome-open-hardware-verification","ecosystem":"Hardware","name":"awesome-open-hardware-verification","owner":"ben-marshall","fullName":"ben-marshall/awesome-open-hardware-verification","url":"https://github.com/ben-marshall/awesome-open-hardware-verification","description":{"en":"A List of Free and Open Source Hardware Verification Tools and Frameworks","zh":"A List of Free and Open Source Hardware Verification Tools and Frameworks"},"relation":{"en":"A List of Free and Open Source Hardware Verification Tools and Frameworks","zh":"A List of Free and Open Source Hardware Verification Tools and Frameworks"},"stars":625,"forks":61,"openIssues":3,"language":"Unknown","license":"MIT","updatedAt":"2026-09-11T03:00:18.902Z","categories":["HDL/硬件描述语言","开源硬件(通用)"],"hardware":[],"topics":["awesome","awesome-list","constrained-random-verification","coverage","formal-verification","hardware","python","verification","verilog","vhdl"],"archived":false,"featured":false,"views":3},{"slug":"ultraembedded-biriscv","ecosystem":"Hardware","name":"biriscv","owner":"ultraembedded","fullName":"ultraembedded/biriscv","url":"https://github.com/ultraembedded/biriscv","description":{"en":"32-bit Superscalar RISC-V CPU","zh":"32-bit Superscalar RISC-V CPU"},"relation":{"en":"32-bit Superscalar RISC-V CPU","zh":"32-bit Superscalar RISC-V CPU"},"stars":1304,"forks":202,"openIssues":21,"language":"Verilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:09.289Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言","EDA工具","ASIC/芯片"],"hardware":[],"topics":["artix-7","asic","branch-prediction","coremark","cpu","fpga","in-order","linux","pipelined-processors","risc-v","riscv-linux","rv32i","rv32im","superscalar","verilator","verilog","xilinx"],"archived":false,"featured":false,"views":1},{"slug":"xchwarze-wifi-pineapple-cloner","ecosystem":"Hardware","name":"wifi-pineapple-cloner","owner":"xchwarze","fullName":"xchwarze/wifi-pineapple-cloner","url":"https://github.com/xchwarze/wifi-pineapple-cloner","description":{"en":"Port WiFi Pineapple NANO/TETRA in generic hardware","zh":"Port WiFi Pineapple NANO/TETRA in generic hardware"},"relation":{"en":"Port WiFi Pineapple NANO/TETRA in generic hardware","zh":"Port WiFi Pineapple NANO/TETRA in generic hardware"},"stars":1233,"forks":148,"openIssues":1,"language":"Shell","license":"Unknown","updatedAt":"2026-09-11T03:00:09.134Z","categories":["其他硬件相关"],"hardware":[],"topics":["glinet","hacking","hardware","infosec","network-attack","openwrt","redteam","wifi","wifi-pineapple","wifi-pineapple-nano","wifi-pineapple-tetra"],"archived":false,"featured":false,"views":1},{"slug":"logisim-evolution-logisim-evolution","ecosystem":"Hardware","name":"logisim-evolution","owner":"logisim-evolution","fullName":"logisim-evolution/logisim-evolution","url":"https://github.com/logisim-evolution/logisim-evolution","description":{"en":"Digital logic design tool and simulator","zh":"Digital logic design tool and simulator"},"relation":{"en":"Digital logic design tool and simulator","zh":"Digital logic design tool and simulator"},"stars":7552,"forks":1004,"openIssues":106,"language":"Java","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:09.028Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["circuit","circuits","digital-circuit","digital-circuits","digital-logic","digital-logic-design","education","fpga","logic","logisim","logisim-evolution","simulator","timing-diagram","verilog","vhdl"],"archived":false,"featured":false,"views":1},{"slug":"modelcontextprotocol-python-sdk","ecosystem":"MCP","name":"MCP Python SDK","owner":"Model Context Protocol","fullName":"modelcontextprotocol/python-sdk","url":"https://github.com/modelcontextprotocol/python-sdk","description":{"en":"The official Python SDK for MCP servers and clients.","zh":"用于 MCP 服务器和客户端的官方 Python SDK。"},"relation":{"en":"The official Python SDK for MCP servers and clients.","zh":"用于 MCP 服务器和客户端的官方 Python SDK。"},"stars":24265,"forks":3898,"openIssues":411,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:09.231Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":0},{"slug":"tscircuit-tscircuit","ecosystem":"Hardware","name":"tscircuit","owner":"tscircuit","fullName":"tscircuit/tscircuit","url":"https://github.com/tscircuit/tscircuit","description":{"en":"Create real electronics with Typescript and React","zh":"Create real electronics with Typescript and React"},"relation":{"en":"Create real electronics with Typescript and React","zh":"Create real electronics with Typescript and React"},"stars":2656,"forks":317,"openIssues":32,"language":"TypeScript","license":"MIT","updatedAt":"2026-09-11T03:00:09.489Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["cad","eda","electronics","engineering","hacktoberfest","kicad","react","typescript"],"archived":false,"featured":false,"views":3},{"slug":"wren6991-hazard3","ecosystem":"Hardware","name":"Hazard3","owner":"Wren6991","fullName":"Wren6991/Hazard3","url":"https://github.com/Wren6991/Hazard3","description":{"en":"3-stage RV32IMACZb* processor with debug","zh":"3-stage RV32IMACZb* processor with debug"},"relation":{"en":"3-stage RV32IMACZb* processor with debug","zh":"3-stage RV32IMACZb* processor with debug"},"stars":1106,"forks":95,"openIssues":3,"language":"Verilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:09.387Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":["jtag","risc-v","riscv"],"archived":false,"featured":false,"views":1},{"slug":"dalance-svls","ecosystem":"Hardware","name":"svls","owner":"dalance","fullName":"dalance/svls","url":"https://github.com/dalance/svls","description":{"en":"SystemVerilog language server","zh":"SystemVerilog language server"},"relation":{"en":"SystemVerilog language server","zh":"SystemVerilog language server"},"stars":585,"forks":31,"openIssues":26,"language":"Rust","license":"MIT","updatedAt":"2026-09-11T03:00:13.028Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["language-server","rust","systemverilog","verilog"],"archived":false,"featured":false,"views":2},{"slug":"rust-embedded-riscv","ecosystem":"Hardware","name":"riscv","owner":"rust-embedded","fullName":"rust-embedded/riscv","url":"https://github.com/rust-embedded/riscv","description":{"en":"Low level access to RISC-V processors","zh":"Low level access to RISC-V processors"},"relation":{"en":"Low level access to RISC-V processors","zh":"Low level access to RISC-V processors"},"stars":1129,"forks":200,"openIssues":18,"language":"Rust","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:09.486Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"theacodes-kicanvas","ecosystem":"Hardware","name":"kicanvas","owner":"theacodes","fullName":"theacodes/kicanvas","url":"https://github.com/theacodes/kicanvas","description":{"en":"The KiCAD web viewer","zh":"The KiCAD web viewer"},"relation":{"en":"The KiCAD web viewer","zh":"The KiCAD web viewer"},"stars":1130,"forks":107,"openIssues":56,"language":"TypeScript","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:09.573Z","categories":["PCB/电路板"],"hardware":[],"topics":["canvas","kicad","open-source-hardware","web","webgl"],"archived":false,"featured":false,"views":0},{"slug":"hughperkins-verigpu","ecosystem":"Hardware","name":"VeriGPU","owner":"hughperkins","fullName":"hughperkins/VeriGPU","url":"https://github.com/hughperkins/VeriGPU","description":{"en":"OpenSource GPU, in Verilog, loosely based on RISC-V ISA","zh":"OpenSource GPU, in Verilog, loosely based on RISC-V ISA"},"relation":{"en":"OpenSource GPU, in Verilog, loosely based on RISC-V ISA","zh":"OpenSource GPU, in Verilog, loosely based on RISC-V ISA"},"stars":1372,"forks":145,"openIssues":11,"language":"SystemVerilog","license":"MIT","updatedAt":"2026-09-11T03:00:08.837Z","categories":["RISC-V","HDL/硬件描述语言","ASIC/芯片"],"hardware":[],"topics":["asic-design","gpu","gpu-acceleration","hardware-designs","machine-learning","risc-v","risc-v-assembly","verification","verilog"],"archived":false,"featured":false,"views":1},{"slug":"xilinx-finn","ecosystem":"Hardware","name":"finn","owner":"Xilinx","fullName":"Xilinx/finn","url":"https://github.com/Xilinx/finn","description":{"en":"Dataflow compiler for QNN inference on FPGAs","zh":"Dataflow compiler for QNN inference on FPGAs"},"relation":{"en":"Dataflow compiler for QNN inference on FPGAs","zh":"Dataflow compiler for QNN inference on FPGAs"},"stars":1059,"forks":307,"openIssues":116,"language":"Python","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:09.993Z","categories":["FPGA"],"hardware":[],"topics":["compiler","dataflow","fpga","neural-network","quantization"],"archived":false,"featured":false,"views":1},{"slug":"gliax-stethoscope","ecosystem":"Hardware","name":"Stethoscope","owner":"GliaX","fullName":"GliaX/Stethoscope","url":"https://github.com/GliaX/Stethoscope","description":{"en":"A research-validated stethoscope whose plans are available Freely and openly. The cost of the entire stethoscope is between $2.5 to $5 to produce","zh":"A research-validated stethoscope whose plans are available Freely and openly. The cost of the entire stethoscope is between $2.5 to $5 to produce"},"relation":{"en":"A research-validated stethoscope whose plans are available Freely and openly. The cost of the entire stethoscope is between $2.5 to $5 to produce","zh":"A research-validated stethoscope whose plans are available Freely and openly. The cost of the entire stethoscope is between $2.5 to $5 to produce"},"stars":1014,"forks":111,"openIssues":19,"language":"Ruby","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:09.725Z","categories":["其他硬件相关"],"hardware":[],"topics":["free-software","glia","medicine","open-hardware","open-source","stethoscope"],"archived":false,"featured":false,"views":1},{"slug":"trivialmips-nontrivial-mips","ecosystem":"Hardware","name":"nontrivial-mips","owner":"trivialmips","fullName":"trivialmips/nontrivial-mips","url":"https://github.com/trivialmips/nontrivial-mips","description":{"en":"NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.","zh":"NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux."},"relation":{"en":"NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.","zh":"NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux."},"stars":608,"forks":101,"openIssues":0,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:18.896Z","categories":["FPGA","CPU/处理器","HDL/硬件描述语言","SoC"],"hardware":[],"topics":["cpu","fpga","fpga-soc","fpga-soc-linux","mips","systemverilog","xilinx"],"archived":false,"featured":false,"views":1},{"slug":"zachjs-sv2v","ecosystem":"Hardware","name":"sv2v","owner":"zachjs","fullName":"zachjs/sv2v","url":"https://github.com/zachjs/sv2v","description":{"en":"SystemVerilog to Verilog conversion","zh":"SystemVerilog to Verilog conversion"},"relation":{"en":"SystemVerilog to Verilog conversion","zh":"SystemVerilog to Verilog conversion"},"stars":751,"forks":66,"openIssues":39,"language":"Haskell","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:09.555Z","categories":["HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["conversion","systemverilog","verilog","yosys"],"archived":false,"featured":false,"views":2},{"slug":"silverr12-dma-cfw-guide","ecosystem":"Hardware","name":"DMA-CFW-Guide","owner":"Silverr12","fullName":"Silverr12/DMA-CFW-Guide","url":"https://github.com/Silverr12/DMA-CFW-Guide","description":{"en":"Detailed Instructions on the creation of custom/modified DMA (attack) Firmware based on pcileech-fpga","zh":"Detailed Instructions on the creation of custom/modified DMA (attack) Firmware based on pcileech-fpga"},"relation":{"en":"Detailed Instructions on the creation of custom/modified DMA (attack) Firmware based on pcileech-fpga","zh":"Detailed Instructions on the creation of custom/modified DMA (attack) Firmware based on pcileech-fpga"},"stars":1050,"forks":177,"openIssues":2,"language":"Unknown","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:09.796Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"f4pga-prjxray","ecosystem":"Hardware","name":"prjxray","owner":"f4pga","fullName":"f4pga/prjxray","url":"https://github.com/f4pga/prjxray","description":{"en":"Documenting the Xilinx 7-series bit-stream format.","zh":"Documenting the Xilinx 7-series bit-stream format."},"relation":{"en":"Documenting the Xilinx 7-series bit-stream format.","zh":"Documenting the Xilinx 7-series bit-stream format."},"stars":911,"forks":177,"openIssues":176,"language":"Python","license":"ISC","updatedAt":"2026-09-11T03:00:09.990Z","categories":["FPGA"],"hardware":[],"topics":["artix","artix7","bitstream","fpga","fuzzer","kintex7","symbiflow","toolchain","tools","vivado","xilinx","xilinx-fpga"],"archived":false,"featured":false,"views":3},{"slug":"alexforencich-verilog-axis","ecosystem":"Hardware","name":"verilog-axis","owner":"alexforencich","fullName":"alexforencich/verilog-axis","url":"https://github.com/alexforencich/verilog-axis","description":{"en":"Verilog AXI stream components for FPGA implementation","zh":"Verilog AXI stream components for FPGA implementation"},"relation":{"en":"Verilog AXI stream components for FPGA implementation","zh":"Verilog AXI stream components for FPGA implementation"},"stars":913,"forks":278,"openIssues":22,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:10.755Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"pashutk-chocofi","ecosystem":"Hardware","name":"chocofi","owner":"pashutk","fullName":"pashutk/chocofi","url":"https://github.com/pashutk/chocofi","description":{"en":"Split 36-key keyboard","zh":"Split 36-key keyboard"},"relation":{"en":"Split 36-key keyboard","zh":"Split 36-key keyboard"},"stars":781,"forks":60,"openIssues":17,"language":"Unknown","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:09.906Z","categories":["PCB/电路板"],"hardware":[],"topics":["keyboard","kicad","nrfmicro","pcb","promicro","qmk","zmk"],"archived":false,"featured":false,"views":5},{"slug":"openhwgroup-cv32e40p","ecosystem":"Hardware","name":"cv32e40p","owner":"openhwgroup","fullName":"openhwgroup/cv32e40p","url":"https://github.com/openhwgroup/cv32e40p","description":{"en":"CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform","zh":"CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform"},"relation":{"en":"CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform","zh":"CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform"},"stars":1286,"forks":550,"openIssues":77,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:09.172Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":["riscv","riscv32imfc"],"archived":false,"featured":false,"views":1},{"slug":"wangxuan95-xilinx-fpga-pcie-xdma-tutorial","ecosystem":"Hardware","name":"Xilinx-FPGA-PCIe-XDMA-Tutorial","owner":"WangXuan95","fullName":"WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial","url":"https://github.com/WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial","description":{"en":"Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核","zh":"Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核"},"relation":{"en":"Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核","zh":"Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核"},"stars":849,"forks":165,"openIssues":11,"language":"Batchfile","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:10.209Z","categories":["FPGA"],"hardware":[],"topics":["dma-subsystem-for-pcie","fpga","mpeg2","mpeg2-encoder","pcie","pcie-xdma","xdma","xilinx"],"archived":false,"featured":false,"views":1},{"slug":"lvyufeng-step-into-mips","ecosystem":"Hardware","name":"step_into_mips","owner":"lvyufeng","fullName":"lvyufeng/step_into_mips","url":"https://github.com/lvyufeng/step_into_mips","description":{"en":"一步一步写MIPS CPU","zh":"一步一步写MIPS CPU"},"relation":{"en":"一步一步写MIPS CPU","zh":"一步一步写MIPS CPU"},"stars":882,"forks":161,"openIssues":2,"language":"Verilog","license":"MIT","updatedAt":"2026-09-11T03:00:10.071Z","categories":["CPU/处理器","HDL/硬件描述语言"],"hardware":[],"topics":["mips-cpu","nscscc","verilog"],"archived":false,"featured":false,"views":1},{"slug":"redherring32-opentendo","ecosystem":"Hardware","name":"OpenTendo","owner":"Redherring32","fullName":"Redherring32/OpenTendo","url":"https://github.com/Redherring32/OpenTendo","description":{"en":"An Open-Source HardWare (OSHW) recreation of the original 1985 front-loading NES Motherboard","zh":"An Open-Source HardWare (OSHW) recreation of the original 1985 front-loading NES Motherboard"},"relation":{"en":"An Open-Source HardWare (OSHW) recreation of the original 1985 front-loading NES Motherboard","zh":"An Open-Source HardWare (OSHW) recreation of the original 1985 front-loading NES Motherboard"},"stars":845,"forks":81,"openIssues":3,"language":"KiCad Layout","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:10.038Z","categories":["开源硬件(通用)"],"hardware":[],"topics":["motherboard","nes","open-source","openhardware","research","reverse-engineering"],"archived":false,"featured":true,"views":2},{"slug":"platformio-platformio-core","ecosystem":"Hardware","name":"platformio-core","owner":"platformio","fullName":"platformio/platformio-core","url":"https://github.com/platformio/platformio-core","description":{"en":"Your Gateway to Embedded Software Development Excellence :alien:","zh":"Your Gateway to Embedded Software Development Excellence :alien:"},"relation":{"en":"Your Gateway to Embedded Software Development Excellence :alien:","zh":"Your Gateway to Embedded Software Development Excellence :alien:"},"stars":9450,"forks":904,"openIssues":278,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:10.246Z","categories":["RISC-V","嵌入式硬件"],"hardware":[],"topics":["arduino","arm","avr","build-system","cmsis","debugging","embedded","esp32","esp8266","firmware","ide","iot","libraries","microcontroller","package-manager","platformio","risc-v","rtos","unit-testing","zephyr-rtos"],"archived":false,"featured":false,"views":2},{"slug":"openfpga666-fpgaguide","ecosystem":"Hardware","name":"FpgaGuide","owner":"openFPGA666","fullName":"openFPGA666/FpgaGuide","url":"https://github.com/openFPGA666/FpgaGuide","description":{"en":"分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。","zh":"分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。"},"relation":{"en":"分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。","zh":"分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。"},"stars":861,"forks":83,"openIssues":0,"language":"Unknown","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:10.368Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":2},{"slug":"emsec-hal","ecosystem":"Hardware","name":"hal","owner":"emsec","fullName":"emsec/hal","url":"https://github.com/emsec/hal","description":{"en":"HAL – The Hardware Analyzer","zh":"HAL – The Hardware Analyzer"},"relation":{"en":"HAL – The Hardware Analyzer","zh":"HAL – The Hardware Analyzer"},"stars":827,"forks":97,"openIssues":18,"language":"C++","license":"MIT","updatedAt":"2026-09-11T03:00:10.356Z","categories":["FPGA","嵌入式硬件"],"hardware":[],"topics":["embedded-security","fpga","hal","hardware","integrated-circuits","netlist","reverse-engineering","security"],"archived":false,"featured":false,"views":1},{"slug":"open-sdr-openwifi","ecosystem":"Hardware","name":"openwifi","owner":"open-sdr","fullName":"open-sdr/openwifi","url":"https://github.com/open-sdr/openwifi","description":{"en":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software","zh":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software"},"relation":{"en":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software","zh":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software"},"stars":4792,"forks":820,"openIssues":95,"language":"C","license":"AGPL-3.0","updatedAt":"2026-09-11T03:00:10.636Z","categories":["FPGA","HDL/硬件描述语言","信号处理/射频"],"hardware":[],"topics":["802-11","ad9361","analog-devices","csma","dma","fpga","hardware","hls","ieee80211","linux","mac80211","ofdm","openwifi","sdr","software-defined-radio","verilog","wifi","xilinx","xilinx-fpga","zynq"],"archived":false,"featured":false,"views":4},{"slug":"google-xls","ecosystem":"Hardware","name":"xls","owner":"google","fullName":"google/xls","url":"https://github.com/google/xls","description":{"en":"XLS: Accelerated HW Synthesis","zh":"XLS: Accelerated HW Synthesis"},"relation":{"en":"XLS: Accelerated HW Synthesis","zh":"XLS: Accelerated HW Synthesis"},"stars":1881,"forks":281,"openIssues":1141,"language":"C++","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:10.678Z","categories":["HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["compiler","high-level-synthesis","hls","mid-level-synthesis","open-source","pipeline","verilog"],"archived":false,"featured":false,"views":4},{"slug":"xupsh-pp4fpgas-cn","ecosystem":"Hardware","name":"pp4fpgas-cn","owner":"xupsh","fullName":"xupsh/pp4fpgas-cn","url":"https://github.com/xupsh/pp4fpgas-cn","description":{"en":"中文版 Parallel Programming for FPGAs","zh":"中文版 Parallel Programming for FPGAs"},"relation":{"en":"中文版 Parallel Programming for FPGAs","zh":"中文版 Parallel Programming for FPGAs"},"stars":772,"forks":160,"openIssues":11,"language":"CSS","license":"Unknown","updatedAt":"2026-09-11T03:00:10.458Z","categories":["FPGA"],"hardware":[],"topics":["fpga","hls","parallel-programming","pynq"],"archived":false,"featured":false,"views":4},{"slug":"chipsalliance-firrtl","ecosystem":"Hardware","name":"firrtl","owner":"chipsalliance","fullName":"chipsalliance/firrtl","url":"https://github.com/chipsalliance/firrtl","description":{"en":"Flexible Intermediate Representation for RTL","zh":"Flexible Intermediate Representation for RTL"},"relation":{"en":"Flexible Intermediate Representation for RTL","zh":"Flexible Intermediate Representation for RTL"},"stars":748,"forks":180,"openIssues":287,"language":"Scala","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:10.384Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["compiler","firrtl","hardware","intermediate","representation","transformation"],"archived":false,"featured":false,"views":1},{"slug":"clash-lang-clash-compiler","ecosystem":"Hardware","name":"clash-compiler","owner":"clash-lang","fullName":"clash-lang/clash-compiler","url":"https://github.com/clash-lang/clash-compiler","description":{"en":"Haskell to VHDL/Verilog/SystemVerilog compiler","zh":"Haskell to VHDL/Verilog/SystemVerilog compiler"},"relation":{"en":"Haskell to VHDL/Verilog/SystemVerilog compiler","zh":"Haskell to VHDL/Verilog/SystemVerilog compiler"},"stars":1611,"forks":169,"openIssues":404,"language":"Haskell","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:10.827Z","categories":["FPGA","HDL/硬件描述语言","ASIC/芯片"],"hardware":[],"topics":["asic","fpga","hardware-description-language","haskell","systemverilog","verilog","vhdl"],"archived":false,"featured":false,"views":0},{"slug":"aws-aws-fpga","ecosystem":"Hardware","name":"aws-fpga","owner":"aws","fullName":"aws/aws-fpga","url":"https://github.com/aws/aws-fpga","description":{"en":"Official repository of the AWS EC2 FPGA Hardware and Software Development Kit","zh":"Official repository of the AWS EC2 FPGA Hardware and Software Development Kit"},"relation":{"en":"Official repository of the AWS EC2 FPGA Hardware and Software Development Kit","zh":"Official repository of the AWS EC2 FPGA Hardware and Software Development Kit"},"stars":1680,"forks":539,"openIssues":50,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:10.787Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"sipeed-maixpy-v1","ecosystem":"Hardware","name":"MaixPy-v1","owner":"sipeed","fullName":"sipeed/MaixPy-v1","url":"https://github.com/sipeed/MaixPy-v1","description":{"en":"MicroPython for K210 RISC-V, let's play with edge AI easier","zh":"MicroPython for K210 RISC-V, let's play with edge AI easier"},"relation":{"en":"MicroPython for K210 RISC-V, let's play with edge AI easier","zh":"MicroPython for K210 RISC-V, let's play with edge AI easier"},"stars":1711,"forks":454,"openIssues":145,"language":"Python","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:10.993Z","categories":["RISC-V"],"hardware":[],"topics":["aiot","edge-ai","firmware","k210","maixpy","micropython","riscv"],"archived":false,"featured":false,"views":1},{"slug":"yaqwsx-jlcparts","ecosystem":"Hardware","name":"jlcparts","owner":"yaqwsx","fullName":"yaqwsx/jlcparts","url":"https://github.com/yaqwsx/jlcparts","description":{"en":"Better parametric search for components available for JLC PCB assembly","zh":"Better parametric search for components available for JLC PCB assembly"},"relation":{"en":"Better parametric search for components available for JLC PCB assembly","zh":"Better parametric search for components available for JLC PCB assembly"},"stars":827,"forks":70,"openIssues":30,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:11.043Z","categories":["PCB/电路板"],"hardware":[],"topics":["jlc","jlcpcb","pcb","smt"],"archived":false,"featured":false,"views":2},{"slug":"alexforencich-verilog-i2c","ecosystem":"Hardware","name":"verilog-i2c","owner":"alexforencich","fullName":"alexforencich/verilog-i2c","url":"https://github.com/alexforencich/verilog-i2c","description":{"en":"Verilog I2C interface for FPGA implementation","zh":"Verilog I2C interface for FPGA implementation"},"relation":{"en":"Verilog I2C interface for FPGA implementation","zh":"Verilog I2C interface for FPGA implementation"},"stars":727,"forks":195,"openIssues":11,"language":"Verilog","license":"MIT","updatedAt":"2026-09-11T03:00:10.778Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"liangkangnan-tinyriscv","ecosystem":"Hardware","name":"tinyriscv","owner":"liangkangnan","fullName":"liangkangnan/tinyriscv","url":"https://github.com/liangkangnan/tinyriscv","description":{"en":"A very simple and easy to understand RISC-V core.","zh":"A very simple and easy to understand RISC-V core."},"relation":{"en":"A very simple and easy to understand RISC-V core.","zh":"A very simple and easy to understand RISC-V core."},"stars":1522,"forks":243,"openIssues":16,"language":"C","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:10.774Z","categories":["RISC-V"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"antonblanchard-microwatt","ecosystem":"Hardware","name":"microwatt","owner":"antonblanchard","fullName":"antonblanchard/microwatt","url":"https://github.com/antonblanchard/microwatt","description":{"en":"A tiny Open POWER ISA softcore written in VHDL 2008","zh":"A tiny Open POWER ISA softcore written in VHDL 2008"},"relation":{"en":"A tiny Open POWER ISA softcore written in VHDL 2008","zh":"A tiny Open POWER ISA softcore written in VHDL 2008"},"stars":725,"forks":118,"openIssues":48,"language":"Verilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:10.863Z","categories":["CPU/处理器","HDL/硬件描述语言"],"hardware":[],"topics":["openpower","ppc64le","processor","vhdl"],"archived":false,"featured":false,"views":1},{"slug":"mnurzia-rv","ecosystem":"Hardware","name":"rv","owner":"mnurzia","fullName":"mnurzia/rv","url":"https://github.com/mnurzia/rv","description":{"en":"32-bit RISC-V CPU in ~800 lines of C89","zh":"32-bit RISC-V CPU in ~800 lines of C89"},"relation":{"en":"32-bit RISC-V CPU in ~800 lines of C89","zh":"32-bit RISC-V CPU in ~800 lines of C89"},"stars":628,"forks":26,"openIssues":3,"language":"C","license":"MIT","updatedAt":"2026-09-11T03:00:11.280Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":3},{"slug":"fguzman82-gategpt","ecosystem":"Hardware","name":"gateGPT","owner":"fguzman82","fullName":"fguzman82/gateGPT","url":"https://github.com/fguzman82/gateGPT","description":{"en":"Full Transformer into a custom chip. microGPT in RTL, generating names on a Virtex-5 FPGA at ~56k tokens/second.","zh":"Full Transformer into a custom chip. microGPT in RTL, generating names on a Virtex-5 FPGA at ~56k tokens/second."},"relation":{"en":"Full Transformer into a custom chip. microGPT in RTL, generating names on a Virtex-5 FPGA at ~56k tokens/second.","zh":"Full Transformer into a custom chip. microGPT in RTL, generating names on a Virtex-5 FPGA at ~56k tokens/second."},"stars":644,"forks":103,"openIssues":2,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:11.190Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"ucb-bar-riscv-mini","ecosystem":"Hardware","name":"riscv-mini","owner":"ucb-bar","fullName":"ucb-bar/riscv-mini","url":"https://github.com/ucb-bar/riscv-mini","description":{"en":"Simple RISC-V 3-stage Pipeline in Chisel","zh":"Simple RISC-V 3-stage Pipeline in Chisel"},"relation":{"en":"Simple RISC-V 3-stage Pipeline in Chisel","zh":"Simple RISC-V 3-stage Pipeline in Chisel"},"stars":619,"forks":127,"openIssues":8,"language":"Scala","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:11.297Z","categories":["RISC-V","HDL/硬件描述语言"],"hardware":[],"topics":["chisel","riscv","rtl"],"archived":false,"featured":false,"views":1},{"slug":"cardonabits-haxo-hw","ecosystem":"Hardware","name":"haxo-hw","owner":"cardonabits","fullName":"cardonabits/haxo-hw","url":"https://github.com/cardonabits/haxo-hw","description":{"en":"Haxophone, an electronic musical instrument that resembles a saxophone","zh":"Haxophone, an electronic musical instrument that resembles a saxophone"},"relation":{"en":"Haxophone, an electronic musical instrument that resembles a saxophone","zh":"Haxophone, an electronic musical instrument that resembles a saxophone"},"stars":673,"forks":20,"openIssues":8,"language":"XSLT","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:11.479Z","categories":["PCB/电路板"],"hardware":[],"topics":["diy","electronics","kicad","pcb","raspberry-pi"],"archived":false,"featured":false,"views":1},{"slug":"drom-awesome-hdl","ecosystem":"Hardware","name":"awesome-hdl","owner":"drom","fullName":"drom/awesome-hdl","url":"https://github.com/drom/awesome-hdl","description":{"en":"Hardware Description Languages","zh":"Hardware Description Languages"},"relation":{"en":"Hardware Description Languages","zh":"Hardware Description Languages"},"stars":1171,"forks":111,"openIssues":2,"language":"Unknown","license":"Unknown","updatedAt":"2026-09-11T03:00:11.210Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["awesome","awesome-list","hacktoberfest","hardware-description-language","hdl","verilog","vhdl"],"archived":false,"featured":false,"views":2},{"slug":"qshen3-cnn-fpga","ecosystem":"Hardware","name":"CNN-FPGA","owner":"QShen3","fullName":"QShen3/CNN-FPGA","url":"https://github.com/QShen3/CNN-FPGA","description":{"en":"使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用","zh":"使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用"},"relation":{"en":"使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用","zh":"使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用"},"stars":592,"forks":117,"openIssues":3,"language":"Verilog","license":"MIT","updatedAt":"2026-09-11T03:00:11.633Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":3},{"slug":"olimex-diy-laptop","ecosystem":"Hardware","name":"DIY-LAPTOP","owner":"OLIMEX","fullName":"OLIMEX/DIY-LAPTOP","url":"https://github.com/OLIMEX/DIY-LAPTOP","description":{"en":"Do It Yourself Open Source Hardware and Software Modular Hacker's Friendly Laptop","zh":"Do It Yourself Open Source Hardware and Software Modular Hacker's Friendly Laptop"},"relation":{"en":"Do It Yourself Open Source Hardware and Software Modular Hacker's Friendly Laptop","zh":"Do It Yourself Open Source Hardware and Software Modular Hacker's Friendly Laptop"},"stars":570,"forks":100,"openIssues":1,"language":"C","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:11.640Z","categories":["开源硬件(通用)"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"m-labs-nmigen","ecosystem":"Hardware","name":"nmigen","owner":"m-labs","fullName":"m-labs/nmigen","url":"https://github.com/m-labs/nmigen","description":{"en":"A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen","zh":"A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen"},"relation":{"en":"A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen","zh":"A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen"},"stars":688,"forks":59,"openIssues":38,"language":"Python","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:11.650Z","categories":["FPGA","HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["fpga","hdl","nmigen","yosys"],"archived":false,"featured":false,"views":2},{"slug":"fbdesignpro-sweetviz","ecosystem":"Hardware","name":"sweetviz","owner":"fbdesignpro","fullName":"fbdesignpro/sweetviz","url":"https://github.com/fbdesignpro/sweetviz","description":{"en":"Visualize and compare datasets, target values and associations, with one line of code.","zh":"Visualize and compare datasets, target values and associations, with one line of code."},"relation":{"en":"Visualize and compare datasets, target values and associations, with one line of code.","zh":"Visualize and compare datasets, target values and associations, with one line of code."},"stars":3126,"forks":286,"openIssues":41,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:09.720Z","categories":["EDA工具","SoC"],"hardware":[],"topics":["data-analysis","data-exploration","data-profiling","data-science","data-visualization","eda","exploration","exploratory-data-analysis","machine-learning","pandas","pandas-dataframe","python","statistics"],"archived":false,"featured":false,"views":2},{"slug":"lowrisc-lowrisc-chip","ecosystem":"Hardware","name":"lowrisc-chip","owner":"lowRISC","fullName":"lowRISC/lowrisc-chip","url":"https://github.com/lowRISC/lowrisc-chip","description":{"en":"The root repo for lowRISC project and FPGA demos.","zh":"The root repo for lowRISC project and FPGA demos."},"relation":{"en":"The root repo for lowRISC project and FPGA demos.","zh":"The root repo for lowRISC project and FPGA demos."},"stars":600,"forks":147,"openIssues":49,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:11.789Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"dorukkumkumoglu-optocamzero","ecosystem":"Hardware","name":"optocamzero","owner":"dorukkumkumoglu","fullName":"dorukkumkumoglu/optocamzero","url":"https://github.com/dorukkumkumoglu/optocamzero","description":{"en":"Optocam Zero is a Raspberry Pi Zero based compact digital camera made using off the shelf components.","zh":"Optocam Zero is a Raspberry Pi Zero based compact digital camera made using off the shelf components."},"relation":{"en":"Optocam Zero is a Raspberry Pi Zero based compact digital camera made using off the shelf components.","zh":"Optocam Zero is a Raspberry Pi Zero based compact digital camera made using off the shelf components."},"stars":855,"forks":35,"openIssues":0,"language":"Python","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:11.949Z","categories":["其他硬件相关"],"hardware":[],"topics":["camera","diy","diy-cam","diy-electronics","open-source-hardware","photography","raspberry-pi-zero"],"archived":false,"featured":false,"views":2},{"slug":"projf-projf-explore","ecosystem":"Hardware","name":"projf-explore","owner":"projf","fullName":"projf/projf-explore","url":"https://github.com/projf/projf-explore","description":{"en":"Project F brings FPGAs to life with exciting open-source designs you can build on.","zh":"Project F brings FPGAs to life with exciting open-source designs you can build on."},"relation":{"en":"Project F brings FPGAs to life with exciting open-source designs you can build on.","zh":"Project F brings FPGAs to life with exciting open-source designs you can build on."},"stars":789,"forks":72,"openIssues":10,"language":"SystemVerilog","license":"MIT","updatedAt":"2026-09-11T03:00:11.973Z","categories":["FPGA","HDL/硬件描述语言","开源硬件(通用)"],"hardware":[],"topics":["fpga","graphics-hardware","oshw","verilog"],"archived":false,"featured":false,"views":2},{"slug":"hardware-mcp-arduino-mcp-server","ecosystem":"Hardware","name":"arduino-mcp-server","owner":"hardware-mcp","fullName":"hardware-mcp/arduino-mcp-server","url":"https://github.com/hardware-mcp/arduino-mcp-server","homepage":"","description":{"en":"An open source Arduino MCP server that enables AI assistants to interact with Arduino using structured tool access via the Model Context Protocol.","zh":"An open source Arduino MCP server that enables AI assistants to interact with Arduino using structured tool access via the Model Context Protocol."},"relation":{"en":"An open source Arduino MCP server that enables AI assistants to interact with Arduino using structured tool access via the Model Context Protocol.","zh":"An open source Arduino MCP server that enables AI assistants to interact with Arduino using structured tool access via the Model Context Protocol."},"stars":17,"forks":2,"openIssues":0,"language":"JavaScript","license":"MIT","updatedAt":"2026-09-11T18:31:13.367Z","categories":["开源硬件(通用)","嵌入式硬件"],"hardware":[],"topics":["arduino","arduino-cli","embedded","hardware","iot","mcp","model-context-protocol","serial-monitor"],"archived":false,"featured":true,"views":1},{"slug":"xiaop1-verilog-practice","ecosystem":"Hardware","name":"Verilog-Practice","owner":"xiaop1","fullName":"xiaop1/Verilog-Practice","url":"https://github.com/xiaop1/Verilog-Practice","description":{"en":"HDLBits website practices & solutions","zh":"HDLBits website practices & solutions"},"relation":{"en":"HDLBits website practices & solutions","zh":"HDLBits website practices & solutions"},"stars":811,"forks":184,"openIssues":0,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:12.142Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["hdlbits","practice","verilog"],"archived":false,"featured":false,"views":0},{"slug":"ultraembedded-cores","ecosystem":"Hardware","name":"cores","owner":"ultraembedded","fullName":"ultraembedded/cores","url":"https://github.com/ultraembedded/cores","description":{"en":"Various HDL (Verilog) IP Cores","zh":"Various HDL (Verilog) IP Cores"},"relation":{"en":"Various HDL (Verilog) IP Cores","zh":"Various HDL (Verilog) IP Cores"},"stars":934,"forks":238,"openIssues":3,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:11.777Z","categories":["FPGA","HDL/硬件描述语言","EDA工具","ASIC/芯片","信号处理/射频"],"hardware":[],"topics":["asic","audio","fpga","i2s","rtl","sdram","spi","sram","uart","usb","verilator","verilog","verilog-components","verilog-hdl"],"archived":false,"featured":false,"views":2},{"slug":"oscc-project-ieda","ecosystem":"Hardware","name":"iEDA","owner":"OSCC-Project","fullName":"OSCC-Project/iEDA","url":"https://github.com/OSCC-Project/iEDA","description":{"en":"An open-source EDA infrastructure and tools from netlist to GDS","zh":"An open-source EDA infrastructure and tools from netlist to GDS"},"relation":{"en":"An open-source EDA infrastructure and tools from netlist to GDS","zh":"An open-source EDA infrastructure and tools from netlist to GDS"},"stars":544,"forks":71,"openIssues":8,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:11.958Z","categories":["EDA工具"],"hardware":[],"topics":["eda","infrastructure","tools"],"archived":false,"featured":true,"views":2},{"slug":"moonbaseotago-vroom","ecosystem":"Hardware","name":"vroom","owner":"MoonbaseOtago","fullName":"MoonbaseOtago/vroom","url":"https://github.com/MoonbaseOtago/vroom","description":{"en":"VRoom! RISC-V CPU","zh":"VRoom! RISC-V CPU"},"relation":{"en":"VRoom! RISC-V CPU","zh":"VRoom! RISC-V CPU"},"stars":522,"forks":31,"openIssues":8,"language":"Verilog","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:11.806Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":3},{"slug":"ingonyama-zk-icicle","ecosystem":"Hardware","name":"icicle","owner":"ingonyama-zk","fullName":"ingonyama-zk/icicle","url":"https://github.com/ingonyama-zk/icicle","description":{"en":"A hardware acceleration library for compute intensive cryptography :ice_cube:","zh":"A hardware acceleration library for compute intensive cryptography :ice_cube:"},"relation":{"en":"A hardware acceleration library for compute intensive cryptography :ice_cube:","zh":"A hardware acceleration library for compute intensive cryptography :ice_cube:"},"stars":504,"forks":171,"openIssues":49,"language":"C++","license":"MIT","updatedAt":"2026-09-11T03:00:12.208Z","categories":["CPU/处理器"],"hardware":[],"topics":["cpu","cryptography","cuda","golang","msm","ntt","rust","zero-knowledge"],"archived":false,"featured":false,"views":2},{"slug":"wren6991-riscboy","ecosystem":"Hardware","name":"RISCBoy","owner":"Wren6991","fullName":"Wren6991/RISCBoy","url":"https://github.com/Wren6991/RISCBoy","description":{"en":"Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink","zh":"Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink"},"relation":{"en":"Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink","zh":"Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink"},"stars":506,"forks":22,"openIssues":3,"language":"C","license":"Unknown","updatedAt":"2026-09-11T03:00:12.274Z","categories":["RISC-V","FPGA","CPU/处理器","PCB/电路板"],"hardware":[],"topics":["cpu","fpga","gameboy","pcb","risc","risc-v"],"archived":false,"featured":false,"views":3},{"slug":"samitbasu-rust-hdl","ecosystem":"Hardware","name":"rust-hdl","owner":"samitbasu","fullName":"samitbasu/rust-hdl","url":"https://github.com/samitbasu/rust-hdl","description":{"en":"A framework for writing FPGA firmware using the Rust Programming Language","zh":"A framework for writing FPGA firmware using the Rust Programming Language"},"relation":{"en":"A framework for writing FPGA firmware using the Rust Programming Language","zh":"A framework for writing FPGA firmware using the Rust Programming Language"},"stars":503,"forks":30,"openIssues":26,"language":"Rust","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:12.210Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":2},{"slug":"yosyshq-apicula","ecosystem":"Hardware","name":"apicula","owner":"YosysHQ","fullName":"YosysHQ/apicula","url":"https://github.com/YosysHQ/apicula","description":{"en":"Project Apicula 🐝: bitstream documentation for Gowin FPGAs","zh":"Project Apicula 🐝: bitstream documentation for Gowin FPGAs"},"relation":{"en":"Project Apicula 🐝: bitstream documentation for Gowin FPGAs","zh":"Project Apicula 🐝: bitstream documentation for Gowin FPGAs"},"stars":687,"forks":101,"openIssues":31,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:12.346Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":3},{"slug":"thethirdone-rars","ecosystem":"Hardware","name":"rars","owner":"TheThirdOne","fullName":"TheThirdOne/rars","url":"https://github.com/TheThirdOne/rars","description":{"en":"RARS -- RISC-V Assembler and Runtime Simulator","zh":"RARS -- RISC-V Assembler and Runtime Simulator"},"relation":{"en":"RARS -- RISC-V Assembler and Runtime Simulator","zh":"RARS -- RISC-V Assembler and Runtime Simulator"},"stars":1631,"forks":311,"openIssues":77,"language":"Java","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:12.448Z","categories":["RISC-V"],"hardware":[],"topics":["assembler","education","ide","mars","risc-v","riscv","simulator"],"archived":false,"featured":false,"views":1},{"slug":"obijuan-open-fpga-verilog-tutorial","ecosystem":"Hardware","name":"open-fpga-verilog-tutorial","owner":"Obijuan","fullName":"Obijuan/open-fpga-verilog-tutorial","url":"https://github.com/Obijuan/open-fpga-verilog-tutorial","description":{"en":"Learn how to design digital systems and synthesize them into an FPGA using only opensource tools","zh":"Learn how to design digital systems and synthesize them into an FPGA using only opensource tools"},"relation":{"en":"Learn how to design digital systems and synthesize them into an FPGA using only opensource tools","zh":"Learn how to design digital systems and synthesize them into an FPGA using only opensource tools"},"stars":867,"forks":199,"openIssues":6,"language":"Verilog","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:12.577Z","categories":["FPGA","HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["fpga","fpgawars","icestorm","lattice","linux","openfpga","verilog"],"archived":false,"featured":false,"views":1},{"slug":"micropython-micropython","ecosystem":"Hardware","name":"micropython","owner":"micropython","fullName":"micropython/micropython","url":"https://github.com/micropython/micropython","description":{"en":"MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems","zh":"MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems"},"relation":{"en":"MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems","zh":"MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems"},"stars":22054,"forks":8965,"openIssues":1525,"language":"C","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:12.461Z","categories":["嵌入式硬件"],"hardware":[],"topics":["embedded","microcontroller","micropython","python"],"archived":false,"featured":false,"views":12},{"slug":"ob-f-openbot","ecosystem":"Hardware","name":"OpenBot","owner":"OpenBot","fullName":"ob-f/OpenBot","url":"https://github.com/ob-f/OpenBot","description":{"en":"A low-cost mobile robot that uses an Android smartphone for sensing, AI, and autonomous navigation.","zh":"使用 Android 手机完成感知、AI 与自主导航的低成本移动机器人。"},"relation":{"en":"A low-cost mobile robot that uses an Android smartphone for sensing, AI, and autonomous navigation.","zh":"使用 Android 手机完成感知、AI 与自主导航的低成本移动机器人。"},"stars":3485,"forks":665,"openIssues":35,"language":"Swift","license":"MIT","updatedAt":"2026-09-11T03:00:12.320Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"openxiangshan-xiangshan","ecosystem":"Hardware","name":"XiangShan","owner":"OpenXiangShan","fullName":"OpenXiangShan/XiangShan","url":"https://github.com/OpenXiangShan/XiangShan","description":{"en":"Open-source high-performance RISC-V processor","zh":"Open-source high-performance RISC-V processor"},"relation":{"en":"Open-source high-performance RISC-V processor","zh":"Open-source high-performance RISC-V processor"},"stars":7246,"forks":940,"openIssues":285,"language":"Scala","license":"MulanPSL-2.0","updatedAt":"2026-09-11T03:00:12.649Z","categories":["RISC-V","CPU/处理器","HDL/硬件描述语言"],"hardware":[],"topics":["chisel","microarchitecture","risc-v"],"archived":false,"featured":false,"views":1},{"slug":"alexforencich-verilog-ethernet","ecosystem":"Hardware","name":"verilog-ethernet","owner":"alexforencich","fullName":"alexforencich/verilog-ethernet","url":"https://github.com/alexforencich/verilog-ethernet","description":{"en":"Verilog Ethernet components for FPGA implementation","zh":"Verilog Ethernet components for FPGA implementation"},"relation":{"en":"Verilog Ethernet components for FPGA implementation","zh":"Verilog Ethernet components for FPGA implementation"},"stars":3088,"forks":855,"openIssues":141,"language":"Verilog","license":"MIT","updatedAt":"2026-09-11T03:00:12.791Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"olofk-edalize","ecosystem":"Hardware","name":"edalize","owner":"olofk","fullName":"olofk/edalize","url":"https://github.com/olofk/edalize","description":{"en":"An abstraction library for interfacing EDA tools","zh":"An abstraction library for interfacing EDA tools"},"relation":{"en":"An abstraction library for interfacing EDA tools","zh":"An abstraction library for interfacing EDA tools"},"stars":794,"forks":235,"openIssues":157,"language":"Python","license":"BSD-2-Clause","updatedAt":"2026-09-11T03:00:19.408Z","categories":["FPGA","HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["altera","eda","fossi","fpga","ghdl","icarus-verilog","icestorm","lattice","modelsim","riviera-pro","simulation","spyglass","synthesis","systemverilog","verilator","verilog","vhdl","vivado","xilinx","yosys"],"archived":false,"featured":false,"views":0},{"slug":"zipcpu-wb2axip","ecosystem":"Hardware","name":"wb2axip","owner":"ZipCPU","fullName":"ZipCPU/wb2axip","url":"https://github.com/ZipCPU/wb2axip","description":{"en":"Bus bridges and other odds and ends","zh":"Bus bridges and other odds and ends"},"relation":{"en":"Bus bridges and other odds and ends","zh":"Bus bridges and other odds and ends"},"stars":704,"forks":129,"openIssues":7,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:12.731Z","categories":["FPGA"],"hardware":[],"topics":["axi-bus","fpga","gplv3","wishbone","wishbone-bus","xilinx","xilinx-vivado"],"archived":false,"featured":false,"views":2},{"slug":"idoka-awesome-embedded-software","ecosystem":"Hardware","name":"awesome-embedded-software","owner":"iDoka","fullName":"iDoka/awesome-embedded-software","url":"https://github.com/iDoka/awesome-embedded-software","description":{"en":":stars: List of software (HW interfaces, libs, protocols, etc) specifically suitable for resource-constrained Embedded Systems (low-memory and low-power) like 8-bit, 16-bit and 32-bit microcontrollers.","zh":":stars: List of software (HW interfaces, libs, protocols, etc) specifically suitable for resource-constrained Embedded Systems (low-memory and low-power) like 8-bit, 16-bit and 32-bit microcontrollers."},"relation":{"en":":stars: List of software (HW interfaces, libs, protocols, etc) specifically suitable for resource-constrained Embedded Systems (low-memory and low-power) like 8-bit, 16-bit and 32-bit microcontrollers.","zh":":stars: List of software (HW interfaces, libs, protocols, etc) specifically suitable for resource-constrained Embedded Systems (low-memory and low-power) like 8-bit, 16-bit and 32-bit microcontrollers."},"stars":1110,"forks":105,"openIssues":0,"language":"Unknown","license":"CC0-1.0","updatedAt":"2026-09-11T03:00:12.736Z","categories":["RISC-V","嵌入式硬件"],"hardware":[],"topics":["awesome","awesome-list","c","crossplatform","electronics","embedded","embedded-devices","embedded-graphics","embedded-library","embedded-systems","library","lightweight","lightweight-embedded-library","mcu","microcontroller","portable","risc-v","rtos","stm32","uc"],"archived":false,"featured":false,"views":2},{"slug":"tompi-cheapino","ecosystem":"Hardware","name":"cheapino","owner":"tompi","fullName":"tompi/cheapino","url":"https://github.com/tompi/cheapino","description":{"en":"An affordable split 36 keys keyboard","zh":"An affordable split 36 keys keyboard"},"relation":{"en":"An affordable split 36 keys keyboard","zh":"An affordable split 36 keys keyboard"},"stars":1171,"forks":49,"openIssues":18,"language":"OpenSCAD","license":"CC-BY-4.0","updatedAt":"2026-09-11T03:00:12.826Z","categories":["PCB/电路板"],"hardware":[],"topics":["ergomechkeyboards","keyboard","pcb"],"archived":false,"featured":false,"views":4},{"slug":"huggingface-lerobot-humanoid-hardware","ecosystem":"Hardware","name":"LeRobot Humanoid Hardware","owner":"Hugging Face","fullName":"huggingface/lerobot-humanoid-hardware","url":"https://github.com/huggingface/lerobot-humanoid-hardware","description":{"en":"Reproducible biped hardware assets for the open LeRobot humanoid platform.","zh":"面向开放 LeRobot 人形平台、可复现的双足硬件资料库。"},"relation":{"en":"Reproducible biped hardware assets for the open LeRobot humanoid platform.","zh":"面向开放 LeRobot 人形平台、可复现的双足硬件资料库。"},"stars":37,"forks":5,"openIssues":0,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:12.925Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":3},{"slug":"sylefeb-silice","ecosystem":"Hardware","name":"Silice","owner":"sylefeb","fullName":"sylefeb/Silice","url":"https://github.com/sylefeb/Silice","description":{"en":"Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.","zh":"Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines."},"relation":{"en":"Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.","zh":"Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines."},"stars":1429,"forks":101,"openIssues":70,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:13.001Z","categories":["FPGA"],"hardware":[],"topics":["fpga","language","programming"],"archived":false,"featured":false,"views":3},{"slug":"librepcb-librepcb","ecosystem":"Hardware","name":"LibrePCB","owner":"LibrePCB","fullName":"LibrePCB/LibrePCB","url":"https://github.com/LibrePCB/LibrePCB","description":{"en":"A powerful, innovative and intuitive EDA suite for everyone!","zh":"A powerful, innovative and intuitive EDA suite for everyone!"},"relation":{"en":"A powerful, innovative and intuitive EDA suite for everyone!","zh":"A powerful, innovative and intuitive EDA suite for everyone!"},"stars":2982,"forks":338,"openIssues":220,"language":"C++","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:12.971Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["cad","eda","electronics","hacktoberfest","linux","macos","pcb","qt","schematic","unix","windows"],"archived":false,"featured":true,"views":1},{"slug":"sergeykhbr-riscv-vhdl","ecosystem":"Hardware","name":"riscv_vhdl","owner":"sergeykhbr","fullName":"sergeykhbr/riscv_vhdl","url":"https://github.com/sergeykhbr/riscv_vhdl","description":{"en":"Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators","zh":"Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators"},"relation":{"en":"Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators","zh":"Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators"},"stars":696,"forks":110,"openIssues":4,"language":"C++","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:19.816Z","categories":["RISC-V","CPU/处理器","HDL/硬件描述语言","SoC"],"hardware":[],"topics":["cpu","debugger","qt","riscv","simulator","soc","systemc","vhdl"],"archived":false,"featured":false,"views":1},{"slug":"libriscv-libriscv","ecosystem":"Hardware","name":"libriscv","owner":"libriscv","fullName":"libriscv/libriscv","url":"https://github.com/libriscv/libriscv","description":{"en":"The fastest RVA23 RISC-V sandbox","zh":"The fastest RVA23 RISC-V sandbox"},"relation":{"en":"The fastest RVA23 RISC-V sandbox","zh":"The fastest RVA23 RISC-V sandbox"},"stars":1117,"forks":93,"openIssues":27,"language":"C++","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:13.126Z","categories":["RISC-V"],"hardware":[],"topics":["binary-translation","cmake","cpp","cpp20","emulator","interpreter","jit","lightweight","low-latency","multi-platform","no-dependencies","risc-v","riscv","riscv-emulator","ultra-low-latency","userspace","zero-dependency"],"archived":false,"featured":false,"views":1},{"slug":"hackclub-onboard","ecosystem":"Hardware","name":"OnBoard","owner":"hackclub","fullName":"hackclub/OnBoard","url":"https://github.com/hackclub/OnBoard","description":{"en":"💡 Join 1,000 teenagers and make your first PCB with a $100 grant!","zh":"💡 Join 1,000 teenagers and make your first PCB with a $100 grant!"},"relation":{"en":"💡 Join 1,000 teenagers and make your first PCB with a $100 grant!","zh":"💡 Join 1,000 teenagers and make your first PCB with a $100 grant!"},"stars":915,"forks":1040,"openIssues":23,"language":"Prolog","license":"Unknown","updatedAt":"2026-09-11T03:00:13.241Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["easyeda","education","hacktoberfest","hardware","high-school","kicad","pcb","pcb-design"],"archived":false,"featured":false,"views":3},{"slug":"circuitproapp-circuitpro","ecosystem":"Hardware","name":"CircuitPro","owner":"CircuitProApp","fullName":"CircuitProApp/CircuitPro","url":"https://github.com/CircuitProApp/CircuitPro","description":{"en":"Circuit Pro — a Mac-native PCB design tool. Free for personal and commercial use.","zh":"Circuit Pro — a Mac-native PCB design tool. Free for personal and commercial use."},"relation":{"en":"Circuit Pro — a Mac-native PCB design tool. Free for personal and commercial use.","zh":"Circuit Pro — a Mac-native PCB design tool. Free for personal and commercial use."},"stars":540,"forks":25,"openIssues":19,"language":"Swift","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:13.192Z","categories":["PCB/电路板"],"hardware":[],"topics":["app","appkit","apple","circuit","design","editor","mac","macos","pcb","pcb-design","source-available","swift","swiftui","xcode"],"archived":false,"featured":false,"views":2},{"slug":"luxonis-oak-hardware","ecosystem":"Hardware","name":"oak-hardware","owner":"luxonis","fullName":"luxonis/oak-hardware","url":"https://github.com/luxonis/oak-hardware","description":{"en":"Open Source OAK Hardware designs in Altium","zh":"Open Source OAK Hardware designs in Altium"},"relation":{"en":"Open Source OAK Hardware designs in Altium","zh":"Open Source OAK Hardware designs in Altium"},"stars":551,"forks":146,"openIssues":30,"language":"HTML","license":"MIT","updatedAt":"2026-09-11T03:00:13.452Z","categories":["PCB/电路板"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"pollen-robotics-reachy2-core","ecosystem":"Hardware","name":"Reachy 2 Core","owner":"Pollen Robotics","fullName":"pollen-robotics/reachy2_core","url":"https://github.com/pollen-robotics/reachy2_core","description":{"en":"ROS 2 packages, hardware interfaces, robot descriptions, and simulation assets for Reachy 2.","zh":"Reachy 2 的 ROS 2 软件包、硬件接口、机器人描述和仿真资源。"},"relation":{"en":"ROS 2 packages, hardware interfaces, robot descriptions, and simulation assets for Reachy 2.","zh":"Reachy 2 的 ROS 2 软件包、硬件接口、机器人描述和仿真资源。"},"stars":23,"forks":10,"openIssues":19,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:13.151Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":0},{"slug":"walkerlau-accelerating-cnn-with-fpga","ecosystem":"Hardware","name":"Accelerating-CNN-with-FPGA","owner":"WalkerLau","fullName":"WalkerLau/Accelerating-CNN-with-FPGA","url":"https://github.com/WalkerLau/Accelerating-CNN-with-FPGA","description":{"en":"This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.","zh":"This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU."},"relation":{"en":"This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.","zh":"This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU."},"stars":792,"forks":197,"openIssues":3,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:13.284Z","categories":["FPGA","CPU/处理器","硬件加速器"],"hardware":[],"topics":["convolutional-neural-networks","deep-learning-accelerator","face-recognition","fpga"],"archived":false,"featured":false,"views":2},{"slug":"modelcontextprotocol-typescript-sdk","ecosystem":"MCP","name":"MCP TypeScript SDK","owner":"Model Context Protocol","fullName":"modelcontextprotocol/typescript-sdk","url":"https://github.com/modelcontextprotocol/typescript-sdk","description":{"en":"The official TypeScript SDK for MCP servers and clients.","zh":"用于 MCP 服务器和客户端的官方 TypeScript SDK。"},"relation":{"en":"The official TypeScript SDK for MCP servers and clients.","zh":"用于 MCP 服务器和客户端的官方 TypeScript SDK。"},"stars":13367,"forks":2160,"openIssues":606,"language":"TypeScript","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:13.376Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":0},{"slug":"autorope-donkeycar","ecosystem":"Hardware","name":"donkeycar","owner":"autorope","fullName":"autorope/donkeycar","url":"https://github.com/autorope/donkeycar","description":{"en":"Open source hardware and software platform to build a small scale self driving car.","zh":"Open source hardware and software platform to build a small scale self driving car."},"relation":{"en":"Open source hardware and software platform to build a small scale self driving car.","zh":"Open source hardware and software platform to build a small scale self driving car."},"stars":3502,"forks":1367,"openIssues":135,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:13.501Z","categories":["开源硬件(通用)"],"hardware":[],"topics":["cv2","donkeycar","jetson-nano","keras","python","raspberry-pi","self-driving-car","tensorflow","vision"],"archived":false,"featured":false,"views":2},{"slug":"chipsalliance-rocket-chip","ecosystem":"Hardware","name":"rocket-chip","owner":"chipsalliance","fullName":"chipsalliance/rocket-chip","url":"https://github.com/chipsalliance/rocket-chip","description":{"en":"Rocket Chip Generator","zh":"Rocket Chip Generator"},"relation":{"en":"Rocket Chip Generator","zh":"Rocket Chip Generator"},"stars":3862,"forks":1296,"openIssues":346,"language":"Scala","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:13.771Z","categories":["RISC-V","HDL/硬件描述语言"],"hardware":[],"topics":["chip-generator","chisel","riscv","rocket-chip","rtl","scala"],"archived":false,"featured":false,"views":1},{"slug":"cdfer-jlcpcb-kicad-library","ecosystem":"Hardware","name":"JLCPCB-Kicad-Library","owner":"CDFER","fullName":"CDFER/JLCPCB-Kicad-Library","url":"https://github.com/CDFER/JLCPCB-Kicad-Library","description":{"en":"A set of symbols, footprints and 3d models of the basic components from JLCPCB's smt assembly","zh":"A set of symbols, footprints and 3d models of the basic components from JLCPCB's smt assembly"},"relation":{"en":"A set of symbols, footprints and 3d models of the basic components from JLCPCB's smt assembly","zh":"A set of symbols, footprints and 3d models of the basic components from JLCPCB's smt assembly"},"stars":571,"forks":29,"openIssues":13,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:13.446Z","categories":["PCB/电路板","ASIC/芯片"],"hardware":[],"topics":["jlcpcb","jlcpcb-assembly-service","kicad","kicad-library","library","pcb","pcb-footprints","pcb-manufacturing","pcba"],"archived":false,"featured":false,"views":3},{"slug":"openhwgroup-cva6","ecosystem":"Hardware","name":"cva6","owner":"openhwgroup","fullName":"openhwgroup/cva6","url":"https://github.com/openhwgroup/cva6","description":{"en":"The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.","zh":"The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux."},"relation":{"en":"The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.","zh":"The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux."},"stars":3104,"forks":1019,"openIssues":256,"language":"Assembly","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:13.484Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言","ASIC/芯片","嵌入式硬件"],"hardware":[],"topics":["ariane","asic","cpu","fpga","risc-v","rv64gc","systemverilog-hdl"],"archived":false,"featured":false,"views":1},{"slug":"si-riscv-e200-opensource","ecosystem":"Hardware","name":"e200_opensource","owner":"SI-RISCV","fullName":"SI-RISCV/e200_opensource","url":"https://github.com/SI-RISCV/e200_opensource","description":{"en":"Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2","zh":"Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2"},"relation":{"en":"Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2","zh":"Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2"},"stars":2852,"forks":1046,"openIssues":33,"language":"Verilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:13.783Z","categories":["RISC-V","CPU/处理器","HDL/硬件描述语言","嵌入式硬件"],"hardware":[],"topics":["china","core","cpu","nuclei","risc-v","ultra-low-power","verilog"],"archived":false,"featured":false,"views":2},{"slug":"cocotb-cocotb","ecosystem":"Hardware","name":"cocotb","owner":"cocotb","fullName":"cocotb/cocotb","url":"https://github.com/cocotb/cocotb","description":{"en":"cocotb: Python-based chip (RTL) verification","zh":"cocotb: Python-based chip (RTL) verification"},"relation":{"en":"cocotb: Python-based chip (RTL) verification","zh":"cocotb: Python-based chip (RTL) verification"},"stars":2497,"forks":682,"openIssues":415,"language":"Python","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:13.835Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["python","test","uvm","verification","verilog","vhdl"],"archived":false,"featured":false,"views":1},{"slug":"jks-prv-beagle-sdr-gps","ecosystem":"Hardware","name":"Beagle_SDR_GPS","owner":"jks-prv","fullName":"jks-prv/Beagle_SDR_GPS","url":"https://github.com/jks-prv/Beagle_SDR_GPS","description":{"en":"KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS (archived)","zh":"KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS (archived)"},"relation":{"en":"KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS (archived)","zh":"KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS (archived)"},"stars":521,"forks":173,"openIssues":61,"language":"C++","license":"Unknown","updatedAt":"2026-09-11T03:00:13.851Z","categories":["FPGA","HDL/硬件描述语言","PCB/电路板","信号处理/射频"],"hardware":[],"topics":["14-bit-adc","beagle","cape","fpga","gps","hf","open-source","pcb","sdr","shortwave","verilog","vlf","web-interface"],"archived":false,"featured":false,"views":1},{"slug":"darklife-darkriscv","ecosystem":"Hardware","name":"darkriscv","owner":"darklife","fullName":"darklife/darkriscv","url":"https://github.com/darklife/darkriscv","description":{"en":"opensouce RISC-V cpu core implemented in Verilog from scratch in one night!","zh":"opensouce RISC-V cpu core implemented in Verilog from scratch in one night!"},"relation":{"en":"opensouce RISC-V cpu core implemented in Verilog from scratch in one night!","zh":"opensouce RISC-V cpu core implemented in Verilog from scratch in one night!"},"stars":2605,"forks":328,"openIssues":5,"language":"Verilog","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:13.751Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言"],"hardware":[],"topics":["core","fpga","risc-v","riscv","verilog"],"archived":false,"featured":false,"views":1},{"slug":"ghdl-ghdl","ecosystem":"Hardware","name":"ghdl","owner":"ghdl","fullName":"ghdl/ghdl","url":"https://github.com/ghdl/ghdl","description":{"en":"VHDL 2008/93/87 simulator","zh":"VHDL 2008/93/87 simulator"},"relation":{"en":"VHDL 2008/93/87 simulator","zh":"VHDL 2008/93/87 simulator"},"stars":2889,"forks":427,"openIssues":337,"language":"VHDL","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:13.929Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["compiler","gcc","ghdl","hacktoberfest","hardware","llvm","simulator","testbench","vhdl"],"archived":false,"featured":false,"views":7},{"slug":"jofrfu-tinytpu","ecosystem":"Hardware","name":"tinyTPU","owner":"jofrfu","fullName":"jofrfu/tinyTPU","url":"https://github.com/jofrfu/tinyTPU","description":{"en":"Implementation of a Tensor Processing Unit for embedded systems and the IoT.","zh":"Implementation of a Tensor Processing Unit for embedded systems and the IoT."},"relation":{"en":"Implementation of a Tensor Processing Unit for embedded systems and the IoT.","zh":"Implementation of a Tensor Processing Unit for embedded systems and the IoT."},"stars":577,"forks":75,"openIssues":1,"language":"VHDL","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:19.983Z","categories":["FPGA","HDL/硬件描述语言","嵌入式硬件","硬件加速器"],"hardware":[],"topics":["assembly","embedded-systems","fpga","fpga-accelerator","hardware-acceleration","hardware-architectures","hardware-description-language","hardware-designs","internet-of-things","iot","ip-core","linux","tensor","tensorflow","tpu","verilog","vhdl","vivado","xilinx","zynq"],"archived":false,"featured":false,"views":1},{"slug":"greatscottgadgets-ubertooth","ecosystem":"Hardware","name":"ubertooth","owner":"greatscottgadgets","fullName":"greatscottgadgets/ubertooth","url":"https://github.com/greatscottgadgets/ubertooth","description":{"en":"Software, firmware, and hardware designs for Ubertooth","zh":"Software, firmware, and hardware designs for Ubertooth"},"relation":{"en":"Software, firmware, and hardware designs for Ubertooth","zh":"Software, firmware, and hardware designs for Ubertooth"},"stars":2131,"forks":453,"openIssues":52,"language":"C","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:14.257Z","categories":["信号处理/射频"],"hardware":[],"topics":["bluetooth","hardware","radio","rf"],"archived":false,"featured":false,"views":1},{"slug":"riscv-mcu-e203-hbirdv2","ecosystem":"Hardware","name":"e203_hbirdv2","owner":"riscv-mcu","fullName":"riscv-mcu/e203_hbirdv2","url":"https://github.com/riscv-mcu/e203_hbirdv2","description":{"en":"The Ultra-Low Power RISC-V Core","zh":"The Ultra-Low Power RISC-V Core"},"relation":{"en":"The Ultra-Low Power RISC-V Core","zh":"The Ultra-Low Power RISC-V Core"},"stars":1912,"forks":430,"openIssues":27,"language":"Verilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:13.966Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言","SoC"],"hardware":[],"topics":["china","core","cpu","e203","fpga","hummingbird","low-power","nuclei","risc-v","riscv","soc","verilog"],"archived":false,"featured":false,"views":1},{"slug":"glasgowembedded-glasgow","ecosystem":"Hardware","name":"glasgow","owner":"GlasgowEmbedded","fullName":"GlasgowEmbedded/glasgow","url":"https://github.com/GlasgowEmbedded/glasgow","description":{"en":"Scots Army Knife for electronics","zh":"Scots Army Knife for electronics"},"relation":{"en":"Scots Army Knife for electronics","zh":"Scots Army Knife for electronics"},"stars":2206,"forks":269,"openIssues":79,"language":"Python","license":"0BSD","updatedAt":"2026-09-11T03:00:14.036Z","categories":["FPGA"],"hardware":[],"topics":["debugging-tool","fpga","glasgow-interface-explorer","hardware"],"archived":false,"featured":false,"views":1},{"slug":"jbush001-nyuziprocessor","ecosystem":"Hardware","name":"NyuziProcessor","owner":"jbush001","fullName":"jbush001/NyuziProcessor","url":"https://github.com/jbush001/NyuziProcessor","description":{"en":"GPGPU microprocessor architecture","zh":"GPGPU microprocessor architecture"},"relation":{"en":"GPGPU microprocessor architecture","zh":"GPGPU microprocessor architecture"},"stars":2222,"forks":380,"openIssues":91,"language":"C","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:14.144Z","categories":["FPGA","CPU/处理器","HDL/硬件描述语言"],"hardware":[],"topics":["fpga","gpu","gpu-computing","graphics","hardware","microprocessor","processor-architecture","verilog"],"archived":false,"featured":false,"views":1},{"slug":"baquer-gate-and-cse-resources-for-students","ecosystem":"Hardware","name":"GATE-and-CSE-Resources-for-Students","owner":"baquer","fullName":"baquer/GATE-and-CSE-Resources-for-Students","url":"https://github.com/baquer/GATE-and-CSE-Resources-for-Students","description":{"en":"📚 📖 📚CSE GATE Resources for GATE and CSE Aspirants 😎 😁 . Show your ❤️ by ⭐️⭐️","zh":"📚 📖 📚CSE GATE Resources for GATE and CSE Aspirants 😎 😁 . Show your ❤️ by ⭐️⭐️"},"relation":{"en":"📚 📖 📚CSE GATE Resources for GATE and CSE Aspirants 😎 😁 . Show your ❤️ by ⭐️⭐️","zh":"📚 📖 📚CSE GATE Resources for GATE and CSE Aspirants 😎 😁 . Show your ❤️ by ⭐️⭐️"},"stars":2093,"forks":519,"openIssues":10,"language":"Unknown","license":"Unknown","updatedAt":"2026-09-11T03:00:14.216Z","categories":["其他硬件相关"],"hardware":[],"topics":["algorithm","automata-theory","c-programming","compiler-design","computer-architecture","computer-network","cse","database-management","datastructures","digital-design","gate","operating-system"],"archived":false,"featured":false,"views":1},{"slug":"devbisme-skidl","ecosystem":"Hardware","name":"skidl","owner":"devbisme","fullName":"devbisme/skidl","url":"https://github.com/devbisme/skidl","description":{"en":"SKiDL is a library that lets you design electronic circuits using Python.","zh":"SKiDL is a library that lets you design electronic circuits using Python."},"relation":{"en":"SKiDL is a library that lets you design electronic circuits using Python.","zh":"SKiDL is a library that lets you design electronic circuits using Python."},"stars":1652,"forks":179,"openIssues":46,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:14.286Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["eda","electronics","kicad","python","schematics"],"archived":false,"featured":false,"views":2},{"slug":"lowrisc-ibex","ecosystem":"Hardware","name":"ibex","owner":"lowRISC","fullName":"lowRISC/ibex","url":"https://github.com/lowRISC/ibex","description":{"en":"Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)","zh":"Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)"},"relation":{"en":"Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)","zh":"Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)"},"stars":2046,"forks":803,"openIssues":255,"language":"SystemVerilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:14.284Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":["cpucore","hardware","lowrisc","lowrisc-ibex","risc-v","rv32"],"archived":false,"featured":false,"views":1},{"slug":"chipsalliance-chisel","ecosystem":"Hardware","name":"chisel","owner":"chipsalliance","fullName":"chipsalliance/chisel","url":"https://github.com/chipsalliance/chisel","description":{"en":"Chisel: A Modern Hardware Design Language","zh":"Chisel: A Modern Hardware Design Language"},"relation":{"en":"Chisel: A Modern Hardware Design Language","zh":"Chisel: A Modern Hardware Design Language"},"stars":4778,"forks":657,"openIssues":510,"language":"Scala","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:14.528Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["chip-generator","chisel","chisel3","firrtl","rtl","scala","verilog"],"archived":false,"featured":false,"views":1},{"slug":"mattdibi-redox-keyboard","ecosystem":"Hardware","name":"redox-keyboard","owner":"mattdibi","fullName":"mattdibi/redox-keyboard","url":"https://github.com/mattdibi/redox-keyboard","description":{"en":"Ergonomic split mechanical keyboard","zh":"Ergonomic split mechanical keyboard"},"relation":{"en":"Ergonomic split mechanical keyboard","zh":"Ergonomic split mechanical keyboard"},"stars":1985,"forks":183,"openIssues":33,"language":"Unknown","license":"MIT","updatedAt":"2026-09-11T03:00:14.429Z","categories":["PCB/电路板"],"hardware":[],"topics":["assembly","ergonomic-keyboard","guide","keyboard","mechanical-keyboard","pcb","redox","redox-handwire","redox-keyboard","split-keyboard"],"archived":false,"featured":false,"views":1},{"slug":"analogdevicesinc-hdl","ecosystem":"Hardware","name":"hdl","owner":"analogdevicesinc","fullName":"analogdevicesinc/hdl","url":"https://github.com/analogdevicesinc/hdl","description":{"en":"HDL libraries and projects","zh":"HDL libraries and projects"},"relation":{"en":"HDL libraries and projects","zh":"HDL libraries and projects"},"stars":2011,"forks":1684,"openIssues":65,"language":"Verilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:14.489Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["analog-devices","fpga","hacktoberfest","hdl","jesd204b","verilog"],"archived":false,"featured":false,"views":1},{"slug":"rcore-os-rcore-tutorial-v3","ecosystem":"Hardware","name":"rCore-Tutorial-v3","owner":"rcore-os","fullName":"rcore-os/rCore-Tutorial-v3","url":"https://github.com/rcore-os/rCore-Tutorial-v3","description":{"en":"Let's write an OS which can run on RISC-V in Rust from scratch!","zh":"Let's write an OS which can run on RISC-V in Rust from scratch!"},"relation":{"en":"Let's write an OS which can run on RISC-V in Rust from scratch!","zh":"Let's write an OS which can run on RISC-V in Rust from scratch!"},"stars":2106,"forks":559,"openIssues":31,"language":"Rust","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:14.675Z","categories":["RISC-V"],"hardware":[],"topics":["k210","operating-system","rcore","risc-v","rust"],"archived":false,"featured":false,"views":1},{"slug":"olofk-serv","ecosystem":"Hardware","name":"serv","owner":"olofk","fullName":"olofk/serv","url":"https://github.com/olofk/serv","description":{"en":"SERV - The SErial RISC-V CPU","zh":"SERV - The SErial RISC-V CPU"},"relation":{"en":"SERV - The SErial RISC-V CPU","zh":"SERV - The SErial RISC-V CPU"},"stars":1881,"forks":264,"openIssues":36,"language":"Verilog","license":"ISC","updatedAt":"2026-09-11T03:00:14.627Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言","ASIC/芯片"],"hardware":[],"topics":["asic","fpga","risc-v","verilog"],"archived":false,"featured":false,"views":2},{"slug":"jaypipes-ghw","ecosystem":"Hardware","name":"ghw","owner":"jaypipes","fullName":"jaypipes/ghw","url":"https://github.com/jaypipes/ghw","description":{"en":"Go HardWare discovery/inspection library","zh":"Go HardWare discovery/inspection library"},"relation":{"en":"Go HardWare discovery/inspection library","zh":"Go HardWare discovery/inspection library"},"stars":1875,"forks":224,"openIssues":60,"language":"Go","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:14.713Z","categories":["其他硬件相关"],"hardware":[],"topics":["discovery","go-hardware","go-hardware-discovery","golang-hardware-discovery","golang-library","hardware","inspection-library"],"archived":false,"featured":false,"views":0},{"slug":"the-openroad-project-openlane","ecosystem":"Hardware","name":"OpenLane","owner":"The-OpenROAD-Project","fullName":"The-OpenROAD-Project/OpenLane","url":"https://github.com/The-OpenROAD-Project/OpenLane","description":{"en":"OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.","zh":"OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization."},"relation":{"en":"OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.","zh":"OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization."},"stars":1932,"forks":446,"openIssues":80,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:14.898Z","categories":["HDL/硬件描述语言","EDA工具","SoC","ASIC/芯片"],"hardware":[],"topics":["130nm","asic","caravel","foundry","klayout","magic","netgen","openram","openroad","rtl","rtl2gds","skywater","soc-design","system-on-chip","verilog","vlsi","yosys"],"archived":false,"featured":false,"views":1},{"slug":"chipsalliance-riscv-dv","ecosystem":"Hardware","name":"riscv-dv","owner":"chipsalliance","fullName":"chipsalliance/riscv-dv","url":"https://github.com/chipsalliance/riscv-dv","description":{"en":"Random instruction generator for RISC-V processor verification","zh":"Random instruction generator for RISC-V processor verification"},"relation":{"en":"Random instruction generator for RISC-V processor verification","zh":"Random instruction generator for RISC-V processor verification"},"stars":1353,"forks":395,"openIssues":167,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:14.927Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"dtysky-fpga-imaging-library","ecosystem":"Hardware","name":"FPGA-Imaging-Library","owner":"dtysky","fullName":"dtysky/FPGA-Imaging-Library","url":"https://github.com/dtysky/FPGA-Imaging-Library","description":{"en":"An open source library for image processing on FPGA.","zh":"An open source library for image processing on FPGA."},"relation":{"en":"An open source library for image processing on FPGA.","zh":"An open source library for image processing on FPGA."},"stars":638,"forks":223,"openIssues":1,"language":"Verilog","license":"LGPL-2.1","updatedAt":"2026-09-11T03:00:14.581Z","categories":["FPGA"],"hardware":[],"topics":["fpga"],"archived":false,"featured":false,"views":1},{"slug":"kicad-kicad-source-mirror","ecosystem":"Hardware","name":"kicad-source-mirror","owner":"KiCad","fullName":"KiCad/kicad-source-mirror","url":"https://github.com/KiCad/kicad-source-mirror","description":{"en":"This is an active mirror of the KiCad development branch, which is hosted at GitLab (updated every time something is pushed). Pull requests on GitHub are not accepted or watched.","zh":"This is an active mirror of the KiCad development branch, which is hosted at GitLab (updated every time something is pushed). Pull requests on GitHub are not accepted or watched."},"relation":{"en":"This is an active mirror of the KiCad development branch, which is hosted at GitLab (updated every time something is pushed). Pull requests on GitHub are not accepted or watched.","zh":"This is an active mirror of the KiCad development branch, which is hosted at GitLab (updated every time something is pushed). Pull requests on GitHub are not accepted or watched."},"stars":2957,"forks":711,"openIssues":0,"language":"C++","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:14.960Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["cad","eda","electronics","engineering","kicad","linux","macos","pcb","schematic","windows","wxwidgets"],"archived":false,"featured":false,"views":1},{"slug":"paparazzi-paparazzi","ecosystem":"Hardware","name":"paparazzi","owner":"paparazzi","fullName":"paparazzi/paparazzi","url":"https://github.com/paparazzi/paparazzi","description":{"en":"Paparazzi is a free and open-source hardware and software project for unmanned (air) vehicles. This is the main software repository.","zh":"Paparazzi is a free and open-source hardware and software project for unmanned (air) vehicles. This is the main software repository."},"relation":{"en":"Paparazzi is a free and open-source hardware and software project for unmanned (air) vehicles. This is the main software repository.","zh":"Paparazzi is a free and open-source hardware and software project for unmanned (air) vehicles. This is the main software repository."},"stars":1709,"forks":1205,"openIssues":70,"language":"C","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:15.016Z","categories":["开源硬件(通用)"],"hardware":[],"topics":["autopilot","drones","paparazzi","pprz","pprzlink","uas","uav"],"archived":false,"featured":false,"views":1},{"slug":"mohammadyounes-rtlcss","ecosystem":"Hardware","name":"rtlcss","owner":"MohammadYounes","fullName":"MohammadYounes/rtlcss","url":"https://github.com/MohammadYounes/rtlcss","description":{"en":"Framework for transforming  Cascading Style Sheets (CSS) from Left-To-Right (LTR) to Right-To-Left (RTL)","zh":"Framework for transforming  Cascading Style Sheets (CSS) from Left-To-Right (LTR) to Right-To-Left (RTL)"},"relation":{"en":"Framework for transforming  Cascading Style Sheets (CSS) from Left-To-Right (LTR) to Right-To-Left (RTL)","zh":"Framework for transforming  Cascading Style Sheets (CSS) from Left-To-Right (LTR) to Right-To-Left (RTL)"},"stars":1705,"forks":124,"openIssues":26,"language":"JavaScript","license":"MIT","updatedAt":"2026-09-11T03:00:15.106Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["cascading-style-sheets","css","css3","flip","i18n","left-to-right","ltr","mirror","postcss","postcss-plugin","right-to-left","rtl","rtlcss"],"archived":false,"featured":false,"views":1},{"slug":"strands-labs-robots","ecosystem":"MHS","name":"Strands Robots","owner":"Strands Labs","fullName":"strands-labs/robots","url":"https://github.com/strands-labs/robots","description":{"en":"Control robots and physical hardware with natural language through Strands Agents.","zh":"通过 Strands Agents 使用自然语言控制机器人与物理硬件。"},"relation":{"en":"Control robots and physical hardware with natural language through Strands Agents.","zh":"通过 Strands Agents 使用自然语言控制机器人与物理硬件。"},"stars":156,"forks":35,"openIssues":10,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:15.342Z","categories":["Robotics","Robot Learning"],"hardware":[],"topics":[],"archived":false,"featured":true,"views":17},{"slug":"xilinx-vitis-tutorials","ecosystem":"Hardware","name":"Vitis-Tutorials","owner":"Xilinx","fullName":"Xilinx/Vitis-Tutorials","url":"https://github.com/Xilinx/Vitis-Tutorials","description":{"en":"Vitis In-Depth Tutorials","zh":"Vitis In-Depth Tutorials"},"relation":{"en":"Vitis In-Depth Tutorials","zh":"Vitis In-Depth Tutorials"},"stars":1610,"forks":627,"openIssues":26,"language":"C","license":"MIT","updatedAt":"2026-09-11T03:00:15.651Z","categories":["FPGA","嵌入式硬件"],"hardware":[],"topics":["aiengine","embedded","embedded-systems","fpga","hls","kria","versal","vitis","xrt","zcu104"],"archived":false,"featured":false,"views":1},{"slug":"zipcpu-zipcpu","ecosystem":"Hardware","name":"zipcpu","owner":"ZipCPU","fullName":"ZipCPU/zipcpu","url":"https://github.com/ZipCPU/zipcpu","description":{"en":"A small, light weight, RISC CPU soft core","zh":"A small, light weight, RISC CPU soft core"},"relation":{"en":"A small, light weight, RISC CPU soft core","zh":"A small, light weight, RISC CPU soft core"},"stars":1581,"forks":181,"openIssues":3,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:15.414Z","categories":["FPGA","CPU/处理器","HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["cpu","cross-compiler","fpga","risc-cpu","soft-core","verilator","verilog","wishbone","wishbone-bus","zipcpu"],"archived":false,"featured":false,"views":1},{"slug":"pollen-robotics-microduck","ecosystem":"MHS","name":"microduck","owner":"pollen-robotics","fullName":"pollen-robotics/microduck","url":"https://github.com/pollen-robotics/microduck","homepage":"https://pollen-robotics.com/microduck","description":{"en":"A Tiny biped duck robot 🦆","zh":"A Tiny biped duck robot 🦆"},"relation":{"en":"A Tiny biped duck robot 🦆","zh":"A Tiny biped duck robot 🦆"},"stars":8040,"forks":970,"openIssues":45,"language":"Rust","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:15.320Z","categories":["Robotics","Robot Learning"],"hardware":[],"topics":[],"archived":false,"featured":true,"views":41},{"slug":"ucb-bar-gemmini","ecosystem":"Hardware","name":"gemmini","owner":"ucb-bar","fullName":"ucb-bar/gemmini","url":"https://github.com/ucb-bar/gemmini","description":{"en":"Berkeley's Spatial Array Generator","zh":"Berkeley's Spatial Array Generator"},"relation":{"en":"Berkeley's Spatial Array Generator","zh":"Berkeley's Spatial Array Generator"},"stars":1456,"forks":292,"openIssues":107,"language":"Scala","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:15.406Z","categories":["ASIC/芯片","硬件加速器"],"hardware":[],"topics":["accelerator","asic","dnn"],"archived":false,"featured":false,"views":1},{"slug":"antmicro-jetson-nano-baseboard","ecosystem":"Hardware","name":"jetson-nano-baseboard","owner":"antmicro","fullName":"antmicro/jetson-nano-baseboard","url":"https://github.com/antmicro/jetson-nano-baseboard","description":{"en":"Antmicro's open hardware baseboard for the NVIDIA Jetson Nano, TX2 NX and Xavier NX","zh":"Antmicro's open hardware baseboard for the NVIDIA Jetson Nano, TX2 NX and Xavier NX"},"relation":{"en":"Antmicro's open hardware baseboard for the NVIDIA Jetson Nano, TX2 NX and Xavier NX","zh":"Antmicro's open hardware baseboard for the NVIDIA Jetson Nano, TX2 NX and Xavier NX"},"stars":536,"forks":179,"openIssues":6,"language":"Unknown","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:15.620Z","categories":["开源硬件(通用)"],"hardware":[],"topics":["ai","nvidia","open-hardware","open-source"],"archived":false,"featured":false,"views":6},{"slug":"pulp-platform-ara","ecosystem":"Hardware","name":"ara","owner":"pulp-platform","fullName":"pulp-platform/ara","url":"https://github.com/pulp-platform/ara","description":{"en":"The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core","zh":"The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core"},"relation":{"en":"The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core","zh":"The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core"},"stars":546,"forks":198,"openIssues":134,"language":"C","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:15.334Z","categories":["RISC-V","CPU/处理器","ASIC/芯片"],"hardware":[],"topics":["ara","asic","cpu","riscv","rv64gcv","rvv","vector"],"archived":false,"featured":false,"views":1},{"slug":"verilog-to-routing-vtr-verilog-to-routing","ecosystem":"Hardware","name":"vtr-verilog-to-routing","owner":"verilog-to-routing","fullName":"verilog-to-routing/vtr-verilog-to-routing","url":"https://github.com/verilog-to-routing/vtr-verilog-to-routing","description":{"en":"Verilog to Routing -- Open Source CAD Flow for FPGA Research","zh":"Verilog to Routing -- Open Source CAD Flow for FPGA Research"},"relation":{"en":"Verilog to Routing -- Open Source CAD Flow for FPGA Research","zh":"Verilog to Routing -- Open Source CAD Flow for FPGA Research"},"stars":1265,"forks":445,"openIssues":129,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:15.690Z","categories":["FPGA","HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["cad","eda","fpga","placement","routing","synthesis","verilog","vpr","vtr"],"archived":false,"featured":false,"views":1},{"slug":"thesourcerer8-altium2kicad","ecosystem":"Hardware","name":"altium2kicad","owner":"thesourcerer8","fullName":"thesourcerer8/altium2kicad","url":"https://github.com/thesourcerer8/altium2kicad","description":{"en":"Altium to KiCad converter for PCB and schematics","zh":"Altium to KiCad converter for PCB and schematics"},"relation":{"en":"Altium to KiCad converter for PCB and schematics","zh":"Altium to KiCad converter for PCB and schematics"},"stars":951,"forks":160,"openIssues":77,"language":"Perl","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:15.790Z","categories":["PCB/电路板"],"hardware":[],"topics":["altium","conversion","fileformat","kicad","kicad-converter","pcb","pcbdoc","perl","schematics"],"archived":false,"featured":false,"views":1},{"slug":"leiwang1999-fpga","ecosystem":"Hardware","name":"FPGA","owner":"LeiWang1999","fullName":"LeiWang1999/FPGA","url":"https://github.com/LeiWang1999/FPGA","description":{"en":"帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目","zh":"帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目"},"relation":{"en":"帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目","zh":"帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目"},"stars":5701,"forks":799,"openIssues":2,"language":"Unknown","license":"Unknown","updatedAt":"2026-09-11T03:00:15.749Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["fpga","pynq","verilog","vivado","xilinx"],"archived":false,"featured":false,"views":3},{"slug":"risc0-risc0","ecosystem":"Hardware","name":"risc0","owner":"risc0","fullName":"risc0/risc0","url":"https://github.com/risc0/risc0","description":{"en":"RISC Zero is a zero-knowledge verifiable general computing platform based on zk-STARKs and the RISC-V microarchitecture.","zh":"RISC Zero is a zero-knowledge verifiable general computing platform based on zk-STARKs and the RISC-V microarchitecture."},"relation":{"en":"RISC Zero is a zero-knowledge verifiable general computing platform based on zk-STARKs and the RISC-V microarchitecture.","zh":"RISC Zero is a zero-knowledge verifiable general computing platform based on zk-STARKs and the RISC-V microarchitecture."},"stars":2187,"forks":729,"openIssues":196,"language":"C++","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:16.212Z","categories":["RISC-V"],"hardware":[],"topics":["cryptography","risc-v","rust","stark","virtual-machine","zero-knowledge"],"archived":false,"featured":false,"views":2},{"slug":"ettusresearch-uhd","ecosystem":"Hardware","name":"uhd","owner":"EttusResearch","fullName":"EttusResearch/uhd","url":"https://github.com/EttusResearch/uhd","description":{"en":"The USRP™ Hardware Driver Repository","zh":"The USRP™ Hardware Driver Repository"},"relation":{"en":"The USRP™ Hardware Driver Repository","zh":"The USRP™ Hardware Driver Repository"},"stars":1277,"forks":777,"openIssues":81,"language":"Verilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:15.868Z","categories":["FPGA","信号处理/射频"],"hardware":[],"topics":["driver","fpga","sdr","uhd","usrp"],"archived":false,"featured":false,"views":1},{"slug":"hdl-util-hdmi","ecosystem":"Hardware","name":"hdmi","owner":"hdl-util","fullName":"hdl-util/hdmi","url":"https://github.com/hdl-util/hdmi","description":{"en":"Send video/audio over HDMI on an FPGA","zh":"Send video/audio over HDMI on an FPGA"},"relation":{"en":"Send video/audio over HDMI on an FPGA","zh":"Send video/audio over HDMI on an FPGA"},"stars":1292,"forks":144,"openIssues":17,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:15.849Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["altera","audio","dvi","fpga","hdlmake","hdmi","intel","quartus","systemverilog","video","vivado","xilinx"],"archived":false,"featured":false,"views":5},{"slug":"help-14-mechanical-keyboard","ecosystem":"Hardware","name":"mechanical-keyboard","owner":"help-14","fullName":"help-14/mechanical-keyboard","url":"https://github.com/help-14/mechanical-keyboard","description":{"en":"DIY mechanical keyboard and where to find them","zh":"DIY mechanical keyboard and where to find them"},"relation":{"en":"DIY mechanical keyboard and where to find them","zh":"DIY mechanical keyboard and where to find them"},"stars":3414,"forks":189,"openIssues":0,"language":"Unknown","license":"Unknown","updatedAt":"2026-09-11T03:00:07.477Z","categories":["PCB/电路板"],"hardware":[],"topics":["atreus","custom-keyboard","ergodox","keyboard","mechanical","mechanical-keyboard","mechkeys","pcb","planck","rgb","tenkeyless","tkl"],"archived":false,"featured":false,"views":1},{"slug":"mikepopoloski-slang","ecosystem":"Hardware","name":"slang","owner":"MikePopoloski","fullName":"MikePopoloski/slang","url":"https://github.com/MikePopoloski/slang","description":{"en":"SystemVerilog compiler and language services","zh":"SystemVerilog compiler and language services"},"relation":{"en":"SystemVerilog compiler and language services","zh":"SystemVerilog compiler and language services"},"stars":1135,"forks":254,"openIssues":22,"language":"C++","license":"MIT","updatedAt":"2026-09-11T03:00:16.092Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["compiler","language-service","parse","slang","systemverilog","verilog"],"archived":false,"featured":false,"views":1},{"slug":"sp00n-corecycler","ecosystem":"Hardware","name":"CoreCycler","owner":"sp00n","fullName":"sp00n/CoreCycler","url":"https://github.com/sp00n/CoreCycler","description":{"en":"Script to test single core stability, e.g. for PBO & Curve Optimizer on AMD Ryzen or overclocking/undervolting on Intel processors","zh":"Script to test single core stability, e.g. for PBO & Curve Optimizer on AMD Ryzen or overclocking/undervolting on Intel processors"},"relation":{"en":"Script to test single core stability, e.g. for PBO & Curve Optimizer on AMD Ryzen or overclocking/undervolting on Intel processors","zh":"Script to test single core stability, e.g. for PBO & Curve Optimizer on AMD Ryzen or overclocking/undervolting on Intel processors"},"stars":1263,"forks":45,"openIssues":37,"language":"PowerShell","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:07.877Z","categories":["CPU/处理器"],"hardware":[],"topics":["amd","cpu","curve-optimizer","intel","overclock","overclocking","overclocking-tuning","processor","ryzen","single-core","stability","stress-test","stress-testing","undervolt","undervolting","whea","windows"],"archived":false,"featured":false,"views":9},{"slug":"mortbopet-ripes","ecosystem":"Hardware","name":"Ripes","owner":"mortbopet","fullName":"mortbopet/Ripes","url":"https://github.com/mortbopet/Ripes","description":{"en":"A graphical processor simulator and assembly editor for the RISC-V ISA","zh":"A graphical processor simulator and assembly editor for the RISC-V ISA"},"relation":{"en":"A graphical processor simulator and assembly editor for the RISC-V ISA","zh":"A graphical processor simulator and assembly editor for the RISC-V ISA"},"stars":3416,"forks":372,"openIssues":88,"language":"C++","license":"MIT","updatedAt":"2026-09-11T03:00:16.285Z","categories":["RISC-V","CPU/处理器"],"hardware":[],"topics":["computer-architecture","cpu-emulator","education","processor-architecture","qt","risc","risc-v","simulator"],"archived":false,"featured":false,"views":3},{"slug":"lnis-uofu-openfpga","ecosystem":"Hardware","name":"OpenFPGA","owner":"lnis-uofu","fullName":"lnis-uofu/OpenFPGA","url":"https://github.com/lnis-uofu/OpenFPGA","description":{"en":"An Open-source FPGA IP Generator","zh":"An Open-source FPGA IP Generator"},"relation":{"en":"An Open-source FPGA IP Generator","zh":"An Open-source FPGA IP Generator"},"stars":1147,"forks":205,"openIssues":148,"language":"Verilog","license":"MIT","updatedAt":"2026-09-11T03:00:16.173Z","categories":["FPGA","SoC"],"hardware":[],"topics":["fpga","fpga-soc"],"archived":false,"featured":false,"views":2},{"slug":"veryl-lang-veryl","ecosystem":"Hardware","name":"veryl","owner":"veryl-lang","fullName":"veryl-lang/veryl","url":"https://github.com/veryl-lang/veryl","description":{"en":"Veryl: A Modern Hardware Description Language","zh":"Veryl: A Modern Hardware Description Language"},"relation":{"en":"Veryl: A Modern Hardware Description Language","zh":"Veryl: A Modern Hardware Description Language"},"stars":1033,"forks":73,"openIssues":142,"language":"Rust","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:16.263Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["hdl","rtl","rust","systemverilog","verilog"],"archived":false,"featured":false,"views":1},{"slug":"juliankemmerer-pipelinec","ecosystem":"Hardware","name":"PipelineC","owner":"JulianKemmerer","fullName":"JulianKemmerer/PipelineC","url":"https://github.com/JulianKemmerer/PipelineC","description":{"en":"PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.","zh":"PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature."},"relation":{"en":"PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.","zh":"PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature."},"stars":748,"forks":62,"openIssues":56,"language":"Python","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:07.873Z","categories":["FPGA","HDL/硬件描述语言","EDA工具","硬件加速器"],"hardware":[],"topics":["c","fpga","fpga-acceleration","fpga-accelerators","fpga-programming","hardware","hardware-description","hardware-description-language","high-level-synthesis","hls","open-source-hardware","pipelines","python","vhdl"],"archived":false,"featured":true,"views":1},{"slug":"kartik-v-bootstrap-star-rating","ecosystem":"Hardware","name":"bootstrap-star-rating","owner":"kartik-v","fullName":"kartik-v/bootstrap-star-rating","url":"https://github.com/kartik-v/bootstrap-star-rating","description":{"en":"A simple yet powerful JQuery star rating plugin with fractional rating support.","zh":"A simple yet powerful JQuery star rating plugin with fractional rating support."},"relation":{"en":"A simple yet powerful JQuery star rating plugin with fractional rating support.","zh":"A simple yet powerful JQuery star rating plugin with fractional rating support."},"stars":1049,"forks":387,"openIssues":2,"language":"JavaScript","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:16.591Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["bootstrap-star-rating","caption","change-stars","css","css-styles","fractional","javascript","jquery","rate-control","rating","rtl","star","star-symbols"],"archived":false,"featured":false,"views":2},{"slug":"freerouting-freerouting","ecosystem":"Hardware","name":"freerouting","owner":"freerouting","fullName":"freerouting/freerouting","url":"https://github.com/freerouting/freerouting","description":{"en":"Advanced PCB auto-router","zh":"Advanced PCB auto-router"},"relation":{"en":"Advanced PCB auto-router","zh":"Advanced PCB auto-router"},"stars":1968,"forks":317,"openIssues":41,"language":"Java","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:09.931Z","categories":["PCB/电路板"],"hardware":[],"topics":["auto-route","auto-router","autoroute","autorouter","autorouting","dsn","help-wanted","kicad","pcb","pcb-design","router","routing","routing-engine","specctra"],"archived":false,"featured":false,"views":1},{"slug":"syntacore-scr1","ecosystem":"Hardware","name":"scr1","owner":"syntacore","fullName":"syntacore/scr1","url":"https://github.com/syntacore/scr1","description":{"en":"SCR1 is a high-quality open-source RISC-V MCU core in Verilog","zh":"SCR1 is a high-quality open-source RISC-V MCU core in Verilog"},"relation":{"en":"SCR1 is a high-quality open-source RISC-V MCU core in Verilog","zh":"SCR1 is a high-quality open-source RISC-V MCU core in Verilog"},"stars":1001,"forks":349,"openIssues":3,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:16.770Z","categories":["RISC-V","HDL/硬件描述语言","嵌入式硬件"],"hardware":[],"topics":["core","ip","risc-v","riscv","rtl","rv32e","rv32emc","rv32i","rv32imc","verilog"],"archived":false,"featured":false,"views":1},{"slug":"yosyshq-icestorm","ecosystem":"Hardware","name":"icestorm","owner":"YosysHQ","fullName":"YosysHQ/icestorm","url":"https://github.com/YosysHQ/icestorm","description":{"en":"Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)","zh":"Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)"},"relation":{"en":"Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)","zh":"Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)"},"stars":1185,"forks":243,"openIssues":71,"language":"Python","license":"ISC","updatedAt":"2026-09-11T03:00:16.599Z","categories":["FPGA","EDA工具"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"dhm2013724-yolov2-xilinx-fpga","ecosystem":"Hardware","name":"yolov2_xilinx_fpga","owner":"dhm2013724","fullName":"dhm2013724/yolov2_xilinx_fpga","url":"https://github.com/dhm2013724/yolov2_xilinx_fpga","description":{"en":"A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard","zh":"A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard"},"relation":{"en":"A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard","zh":"A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard"},"stars":927,"forks":243,"openIssues":85,"language":"C","license":"MIT","updatedAt":"2026-09-11T03:00:16.917Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"kastnerrg-pp4fpgas","ecosystem":"Hardware","name":"pp4fpgas","owner":"KastnerRG","fullName":"KastnerRG/pp4fpgas","url":"https://github.com/KastnerRG/pp4fpgas","description":{"en":"Parallel Programming for FPGAs -- An open-source high-level synthesis book","zh":"Parallel Programming for FPGAs -- An open-source high-level synthesis book"},"relation":{"en":"Parallel Programming for FPGAs -- An open-source high-level synthesis book","zh":"Parallel Programming for FPGAs -- An open-source high-level synthesis book"},"stars":908,"forks":157,"openIssues":5,"language":"TeX","license":"CC-BY-4.0","updatedAt":"2026-09-11T03:00:16.627Z","categories":["FPGA","EDA工具"],"hardware":[],"topics":[],"archived":false,"featured":true,"views":1},{"slug":"renode-renode","ecosystem":"Hardware","name":"renode","owner":"renode","fullName":"renode/renode","url":"https://github.com/renode/renode","description":{"en":"Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems","zh":"Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems"},"relation":{"en":"Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems","zh":"Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems"},"stars":2872,"forks":515,"openIssues":441,"language":"RobotFramework","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:08.314Z","categories":["RISC-V","EDA工具","嵌入式硬件"],"hardware":[],"topics":["arm","embedded-systems","iot","renode","risc-v","simulation","x86"],"archived":false,"featured":false,"views":1},{"slug":"tracespace-tracespace","ecosystem":"Hardware","name":"tracespace","owner":"tracespace","fullName":"tracespace/tracespace","url":"https://github.com/tracespace/tracespace","description":{"en":"⚡️generate beautiful and accurate SVG renders of printed circuit boards","zh":"⚡️generate beautiful and accurate SVG renders of printed circuit boards"},"relation":{"en":"⚡️generate beautiful and accurate SVG renders of printed circuit boards","zh":"⚡️generate beautiful and accurate SVG renders of printed circuit boards"},"stars":949,"forks":125,"openIssues":58,"language":"TypeScript","license":"MIT","updatedAt":"2026-09-11T03:00:16.607Z","categories":["PCB/电路板"],"hardware":[],"topics":["electronics","gerber","hardware","pcb"],"archived":false,"featured":false,"views":1},{"slug":"eldraco-salamandra","ecosystem":"Hardware","name":"Salamandra","owner":"eldraco","fullName":"eldraco/Salamandra","url":"https://github.com/eldraco/Salamandra","description":{"en":"Salamandra is a tool to find spy microphones that use radio freq to transmit. It uses SDR.","zh":"Salamandra is a tool to find spy microphones that use radio freq to transmit. It uses SDR."},"relation":{"en":"Salamandra is a tool to find spy microphones that use radio freq to transmit. It uses SDR.","zh":"Salamandra is a tool to find spy microphones that use radio freq to transmit. It uses SDR."},"stars":844,"forks":112,"openIssues":10,"language":"Python","license":"Unknown","updatedAt":"2026-09-11T03:00:16.944Z","categories":["HDL/硬件描述语言","信号处理/射频"],"hardware":[],"topics":["detect-microphones","find-microphones","microphone","microphones","python","rtl","salamandra","sdr","sound","spy","spy-microphones","threshold"],"archived":false,"featured":false,"views":1},{"slug":"tuya-tuyaopen","ecosystem":"Hardware","name":"TuyaOpen","owner":"tuya","fullName":"tuya/TuyaOpen","url":"https://github.com/tuya/TuyaOpen","description":{"en":"Next-gen AI+IoT framework for T2/T3/T5AI/ESP32/and more – Fast IoT and AI Agent hardware integration","zh":"Next-gen AI+IoT framework for T2/T3/T5AI/ESP32/and more – Fast IoT and AI Agent hardware integration"},"relation":{"en":"Next-gen AI+IoT framework for T2/T3/T5AI/ESP32/and more – Fast IoT and AI Agent hardware integration","zh":"Next-gen AI+IoT framework for T2/T3/T5AI/ESP32/and more – Fast IoT and AI Agent hardware integration"},"stars":1826,"forks":297,"openIssues":61,"language":"C","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:16.968Z","categories":["嵌入式硬件"],"hardware":[],"topics":["agent","agentic-ai","ai","aiot","asr","chatbot","chatgpt","deepseek","gemini","hardware","iot","llm","smart-hardware","tuya","tuyaopen"],"archived":false,"featured":false,"views":1},{"slug":"wangxuan95-bsv-tutorial-cn","ecosystem":"Hardware","name":"BSV_Tutorial_cn","owner":"WangXuan95","fullName":"WangXuan95/BSV_Tutorial_cn","url":"https://github.com/WangXuan95/BSV_Tutorial_cn","description":{"en":"一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。","zh":"一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。"},"relation":{"en":"一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。","zh":"一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。"},"stars":612,"forks":56,"openIssues":7,"language":"Bluespec","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:17.028Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["bluespec","bluespec-systemverilog","bsv","fpga","hardware-description-language","hdl","verilog"],"archived":false,"featured":false,"views":1},{"slug":"open-sdr-openwifi-hw","ecosystem":"Hardware","name":"openwifi-hw","owner":"open-sdr","fullName":"open-sdr/openwifi-hw","url":"https://github.com/open-sdr/openwifi-hw","description":{"en":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware","zh":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware"},"relation":{"en":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware","zh":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware"},"stars":894,"forks":309,"openIssues":19,"language":"Verilog","license":"AGPL-3.0","updatedAt":"2026-09-11T03:00:17.080Z","categories":["FPGA","HDL/硬件描述语言","信号处理/射频"],"hardware":[],"topics":["ad9361","analog-devices","csma","dma","fpga","hardware","hls","ieee80211","linux","mac80211","ofdm","rtl","sdr","software-defined-radio","verilog","vhdl","wi-fi","xilinx","zynq"],"archived":false,"featured":false,"views":1},{"slug":"stack-chan-stack-chan","ecosystem":"Hardware","name":"stack-chan","owner":"stack-chan","fullName":"stack-chan/stack-chan","url":"https://github.com/stack-chan/stack-chan","description":{"en":"A JavaScript-driven M5Stack-embedded super-kawaii robot.","zh":"A JavaScript-driven M5Stack-embedded super-kawaii robot."},"relation":{"en":"A JavaScript-driven M5Stack-embedded super-kawaii robot.","zh":"A JavaScript-driven M5Stack-embedded super-kawaii robot."},"stars":1705,"forks":220,"openIssues":85,"language":"TypeScript","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:08.416Z","categories":["PCB/电路板","嵌入式硬件"],"hardware":[],"topics":["chatgpt","esp32","fusion360","hardware","javascript","kawaii","kicad","m5stack","moddable","robots","schematics","stackchan","typescript"],"archived":false,"featured":false,"views":1},{"slug":"spinalhdl-vexriscv","ecosystem":"Hardware","name":"VexRiscv","owner":"SpinalHDL","fullName":"SpinalHDL/VexRiscv","url":"https://github.com/SpinalHDL/VexRiscv","description":{"en":"A FPGA friendly 32 bit RISC-V CPU implementation","zh":"A FPGA friendly 32 bit RISC-V CPU implementation"},"relation":{"en":"A FPGA friendly 32 bit RISC-V CPU implementation","zh":"A FPGA friendly 32 bit RISC-V CPU implementation"},"stars":3246,"forks":516,"openIssues":131,"language":"Assembly","license":"MIT","updatedAt":"2026-09-11T03:00:08.756Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言","SoC"],"hardware":[],"topics":["cpu","fpga","riscv","soc","softcore","spinalhdl","verilog","vhdl"],"archived":false,"featured":false,"views":1},{"slug":"princetonuniversity-openpiton","ecosystem":"Hardware","name":"openpiton","owner":"PrincetonUniversity","fullName":"PrincetonUniversity/openpiton","url":"https://github.com/PrincetonUniversity/openpiton","description":{"en":"The OpenPiton Platform","zh":"The OpenPiton Platform"},"relation":{"en":"The OpenPiton Platform","zh":"The OpenPiton Platform"},"stars":823,"forks":278,"openIssues":61,"language":"Assembly","license":"Unknown","updatedAt":"2026-09-11T03:00:17.253Z","categories":["FPGA","CPU/处理器","HDL/硬件描述语言"],"hardware":[],"topics":["fpga","processor","python","research-platform","verilog"],"archived":false,"featured":false,"views":0},{"slug":"yaqwsx-pcbdraw","ecosystem":"Hardware","name":"PcbDraw","owner":"yaqwsx","fullName":"yaqwsx/PcbDraw","url":"https://github.com/yaqwsx/PcbDraw","description":{"en":"Convert your KiCAD board into a nicely looking 2D drawing suitable for pinout diagrams","zh":"Convert your KiCAD board into a nicely looking 2D drawing suitable for pinout diagrams"},"relation":{"en":"Convert your KiCAD board into a nicely looking 2D drawing suitable for pinout diagrams","zh":"Convert your KiCAD board into a nicely looking 2D drawing suitable for pinout diagrams"},"stars":1428,"forks":101,"openIssues":10,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:17.604Z","categories":["PCB/电路板"],"hardware":[],"topics":["kicad","pcb","pcb-diagram"],"archived":false,"featured":false,"views":1},{"slug":"spcl-dace","ecosystem":"Hardware","name":"dace","owner":"spcl","fullName":"spcl/dace","url":"https://github.com/spcl/dace","description":{"en":"DaCe - Data Centric Parallel Programming","zh":"DaCe - Data Centric Parallel Programming"},"relation":{"en":"DaCe - Data Centric Parallel Programming","zh":"DaCe - Data Centric Parallel Programming"},"stars":592,"forks":163,"openIssues":265,"language":"Python","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:11.398Z","categories":["FPGA","EDA工具"],"hardware":[],"topics":["cuda","fpga","high-level-synthesis","high-performance-computing","programming-language","vivado-hls"],"archived":false,"featured":false,"views":1},{"slug":"vhdl-ls-rust-hdl","ecosystem":"Hardware","name":"rust_hdl","owner":"VHDL-LS","fullName":"VHDL-LS/rust_hdl","url":"https://github.com/VHDL-LS/rust_hdl","description":{"en":"A fast VHDL language server and analysis library written in Rust","zh":"A fast VHDL language server and analysis library written in Rust"},"relation":{"en":"A fast VHDL language server and analysis library written in Rust","zh":"A fast VHDL language server and analysis library written in Rust"},"stars":507,"forks":80,"openIssues":86,"language":"Rust","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:12.122Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["language-server","parser","rust-programming-language","vhdl","vhdl-language-server","vhdl-parser"],"archived":false,"featured":false,"views":1},{"slug":"ultraembedded-core-ddr3-controller","ecosystem":"Hardware","name":"core_ddr3_controller","owner":"ultraembedded","fullName":"ultraembedded/core_ddr3_controller","url":"https://github.com/ultraembedded/core_ddr3_controller","description":{"en":"A DDR3 memory controller in Verilog for various FPGAs","zh":"A DDR3 memory controller in Verilog for various FPGAs"},"relation":{"en":"A DDR3 memory controller in Verilog for various FPGAs","zh":"A DDR3 memory controller in Verilog for various FPGAs"},"stars":629,"forks":108,"openIssues":4,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:17.040Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"kiswitch-kiswitch","ecosystem":"Hardware","name":"kiswitch","owner":"kiswitch","fullName":"kiswitch/kiswitch","url":"https://github.com/kiswitch/kiswitch","description":{"en":"Footprints for popular keyboard switches","zh":"Footprints for popular keyboard switches"},"relation":{"en":"Footprints for popular keyboard switches","zh":"Footprints for popular keyboard switches"},"stars":730,"forks":79,"openIssues":21,"language":"Python","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:17.454Z","categories":["PCB/电路板"],"hardware":[],"topics":["cherry-mx","cherrymx","footprint","footprint-libraries","hacktoberfest","hotswap","hotswappable","kailh","kailh-hotswap","keyboard","keyswitch","kicad","kicad-footprints","kicad-library","pcb","switches"],"archived":false,"featured":false,"views":2},{"slug":"pyhdi-pyverilog","ecosystem":"Hardware","name":"Pyverilog","owner":"PyHDI","fullName":"PyHDI/Pyverilog","url":"https://github.com/PyHDI/Pyverilog","description":{"en":"Python-based Hardware Design Processing Toolkit for Verilog HDL","zh":"Python-based Hardware Design Processing Toolkit for Verilog HDL"},"relation":{"en":"Python-based Hardware Design Processing Toolkit for Verilog HDL","zh":"Python-based Hardware Design Processing Toolkit for Verilog HDL"},"stars":801,"forks":214,"openIssues":82,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:17.687Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["code-generator","compiler","control-flow-analyzer","dataflow-analyzer","hardware","parser","python","verilog-hdl"],"archived":false,"featured":false,"views":1},{"slug":"the-openroad-project-openroad-flow-scripts","ecosystem":"Hardware","name":"OpenROAD-flow-scripts","owner":"The-OpenROAD-Project","fullName":"The-OpenROAD-Project/OpenROAD-flow-scripts","url":"https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts","description":{"en":"OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/","zh":"OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/"},"relation":{"en":"OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/","zh":"OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/"},"stars":733,"forks":524,"openIssues":34,"language":"Verilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:17.484Z","categories":["HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["def","eda","gdsii","lef","opendb-database","openroad","rtl","tcl","timing-analysis","verilog"],"archived":false,"featured":false,"views":2},{"slug":"chipsalliance-verible","ecosystem":"Hardware","name":"verible","owner":"chipsalliance","fullName":"chipsalliance/verible","url":"https://github.com/chipsalliance/verible","description":{"en":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server","zh":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server"},"relation":{"en":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server","zh":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server"},"stars":1934,"forks":304,"openIssues":599,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:10.488Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["analysis","formatter","hacktoberfest","language-server-protocol","lexer","linter","lsp-server","parser","productivity","style-linter","sv-lrm","syntax-tree","systemverilog","systemverilog-developer","systemverilog-parser","verible","yacc"],"archived":false,"featured":false,"views":1},{"slug":"splinedrive-kianriscv","ecosystem":"Hardware","name":"kianRiscV","owner":"splinedrive","fullName":"splinedrive/kianRiscV","url":"https://github.com/splinedrive/kianRiscV","description":{"en":"RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34","zh":"RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34"},"relation":{"en":"RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34","zh":"RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34"},"stars":1115,"forks":80,"openIssues":0,"language":"Verilog","license":"ISC","updatedAt":"2026-09-11T03:00:17.420Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言","SoC","ASIC/芯片"],"hardware":[],"topics":["asic","chipdesign","cpu","fpga","linux","mmu","riscv","rv32ima","soc","sv32","system-on-chip","systemverilog","tinytapeout","verilog","x11","xv6"],"archived":false,"featured":false,"views":1},{"slug":"aappleby-metroboy","ecosystem":"Hardware","name":"metroboy","owner":"aappleby","fullName":"aappleby/metroboy","url":"https://github.com/aappleby/metroboy","description":{"en":"A repository of gate-level simulators and tools for the original Game Boy.","zh":"A repository of gate-level simulators and tools for the original Game Boy."},"relation":{"en":"A repository of gate-level simulators and tools for the original Game Boy.","zh":"A repository of gate-level simulators and tools for the original Game Boy."},"stars":1170,"forks":37,"openIssues":4,"language":"C++","license":"Unknown","updatedAt":"2026-09-11T03:00:11.259Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["emulator","gameboy","gameboy-emulator","hdl","simulator","verilog"],"archived":false,"featured":false,"views":1},{"slug":"badgeek-svg2shenzhen","ecosystem":"Hardware","name":"svg2shenzhen","owner":"badgeek","fullName":"badgeek/svg2shenzhen","url":"https://github.com/badgeek/svg2shenzhen","description":{"en":"Convert Inkscape SVG drawings to KiCad PCB and footprint modules","zh":"Convert Inkscape SVG drawings to KiCad PCB and footprint modules"},"relation":{"en":"Convert Inkscape SVG drawings to KiCad PCB and footprint modules","zh":"Convert Inkscape SVG drawings to KiCad PCB and footprint modules"},"stars":872,"forks":81,"openIssues":50,"language":"C++","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:17.748Z","categories":["PCB/电路板"],"hardware":[],"topics":["art","badge","badgelife","inkscape","kicad-pcb","openhardware","pcb","pcb-art"],"archived":false,"featured":false,"views":1},{"slug":"kitsprout-altiumdesigner-pcblibrary","ecosystem":"Hardware","name":"AltiumDesigner_PcbLibrary","owner":"KitSprout","fullName":"KitSprout/AltiumDesigner_PcbLibrary","url":"https://github.com/KitSprout/AltiumDesigner_PcbLibrary","description":{"en":"AD 元件庫，AltiumDesigner PCB Library","zh":"AD 元件庫，AltiumDesigner PCB Library"},"relation":{"en":"AD 元件庫，AltiumDesigner PCB Library","zh":"AD 元件庫，AltiumDesigner PCB Library"},"stars":667,"forks":237,"openIssues":0,"language":"Unknown","license":"Unknown","updatedAt":"2026-09-11T03:00:17.969Z","categories":["PCB/电路板"],"hardware":[],"topics":["altium-library","pcb"],"archived":false,"featured":false,"views":1},{"slug":"open-logic-open-logic","ecosystem":"Hardware","name":"open-logic","owner":"open-logic","fullName":"open-logic/open-logic","url":"https://github.com/open-logic/open-logic","description":{"en":"Open Logic FPGA Standard Library","zh":"Open Logic FPGA Standard Library"},"relation":{"en":"Open Logic FPGA Standard Library","zh":"Open Logic FPGA Standard Library"},"stars":1011,"forks":117,"openIssues":15,"language":"VHDL","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:11.208Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":2},{"slug":"icebreaker-fpga-icebreaker","ecosystem":"Hardware","name":"icebreaker","owner":"icebreaker-fpga","fullName":"icebreaker-fpga/icebreaker","url":"https://github.com/icebreaker-fpga/icebreaker","description":{"en":"Small and low cost FPGA educational and development board","zh":"Small and low cost FPGA educational and development board"},"relation":{"en":"Small and low cost FPGA educational and development board","zh":"Small and low cost FPGA educational and development board"},"stars":678,"forks":88,"openIssues":13,"language":"Unknown","license":"Unknown","updatedAt":"2026-09-11T03:00:17.681Z","categories":["FPGA"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"gdsfactory-gdsfactory","ecosystem":"Hardware","name":"gdsfactory","owner":"gdsfactory","fullName":"gdsfactory/gdsfactory","url":"https://github.com/gdsfactory/gdsfactory","description":{"en":"A Python library for designing chips (Photonics, Analog, Quantum, MEMS), PCBs, and 3D-printable objects. We aim to make hardware design accessible, intuitive, and fun—empowering everyone to build the future.","zh":"A Python library for designing chips (Photonics, Analog, Quantum, MEMS), PCBs, and 3D-printable objects. We aim to make hardware design accessible, intuitive, and fun—empowering everyone to build the future."},"relation":{"en":"A Python library for designing chips (Photonics, Analog, Quantum, MEMS), PCBs, and 3D-printable objects. We aim to make hardware design accessible, intuitive, and fun—empowering everyone to build the future.","zh":"A Python library for designing chips (Photonics, Analog, Quantum, MEMS), PCBs, and 3D-printable objects. We aim to make hardware design accessible, intuitive, and fun—empowering everyone to build the future."},"stars":1034,"forks":431,"openIssues":111,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:17.978Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["3d-printing","cad","eda","gds","gdsfactory","gdsii","hardware","klayout","pcb-layout","photonics","python","simulation"],"archived":false,"featured":false,"views":1},{"slug":"calyxir-calyx","ecosystem":"Hardware","name":"calyx","owner":"calyxir","fullName":"calyxir/calyx","url":"https://github.com/calyxir/calyx","description":{"en":"Intermediate Language (IL) for Hardware Accelerator Generators","zh":"Intermediate Language (IL) for Hardware Accelerator Generators"},"relation":{"en":"Intermediate Language (IL) for Hardware Accelerator Generators","zh":"Intermediate Language (IL) for Hardware Accelerator Generators"},"stars":613,"forks":72,"openIssues":178,"language":"Rust","license":"MIT","updatedAt":"2026-09-11T03:00:18.001Z","categories":["FPGA","EDA工具","硬件加速器"],"hardware":[],"topics":["compiler","fpga-programming","high-level-synthesis","intermediate-language","open-source-hardware"],"archived":false,"featured":false,"views":1},{"slug":"fpgasystems-fpga-network-stack","ecosystem":"Hardware","name":"fpga-network-stack","owner":"fpgasystems","fullName":"fpgasystems/fpga-network-stack","url":"https://github.com/fpgasystems/fpga-network-stack","description":{"en":"Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)","zh":"Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)"},"relation":{"en":"Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)","zh":"Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)"},"stars":960,"forks":313,"openIssues":29,"language":"C++","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:18.136Z","categories":["FPGA"],"hardware":[],"topics":["100gbit","fpga","network","roce","tcp"],"archived":false,"featured":false,"views":1},{"slug":"neumi-ethersweep","ecosystem":"Hardware","name":"ethersweep","owner":"Neumi","fullName":"Neumi/ethersweep","url":"https://github.com/Neumi/ethersweep","description":{"en":"Open Source, easy to use Ethernet connected stepper motor controller. Built in FreeCAD, KiCAD and Arduino.","zh":"Open Source, easy to use Ethernet connected stepper motor controller. Built in FreeCAD, KiCAD and Arduino."},"relation":{"en":"Open Source, easy to use Ethernet connected stepper motor controller. Built in FreeCAD, KiCAD and Arduino.","zh":"Open Source, easy to use Ethernet connected stepper motor controller. Built in FreeCAD, KiCAD and Arduino."},"stars":582,"forks":62,"openIssues":18,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:18.121Z","categories":["PCB/电路板","嵌入式硬件"],"hardware":[],"topics":["arduino","driver","electronics","ethernet","ethersweep","freecad","json","kicad","motor","motor-controller","pcb","python","stepper"],"archived":false,"featured":false,"views":1},{"slug":"chazlayyd-bambu-lab-klipper-conversion","ecosystem":"Hardware","name":"Bambu-Lab-Klipper-Conversion","owner":"ChazLayyd","fullName":"ChazLayyd/Bambu-Lab-Klipper-Conversion","url":"https://github.com/ChazLayyd/Bambu-Lab-Klipper-Conversion","description":{"en":"Running Klipper on a Bambu Lab machine by replacing it's internal electronics with readily available open-source hardware.","zh":"Running Klipper on a Bambu Lab machine by replacing it's internal electronics with readily available open-source hardware."},"relation":{"en":"Running Klipper on a Bambu Lab machine by replacing it's internal electronics with readily available open-source hardware.","zh":"Running Klipper on a Bambu Lab machine by replacing it's internal electronics with readily available open-source hardware."},"stars":568,"forks":11,"openIssues":0,"language":"Unknown","license":"AGPL-3.0","updatedAt":"2026-09-11T03:00:18.254Z","categories":["开源硬件(通用)"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"wntrblm-castor-and-pollux","ecosystem":"Hardware","name":"Castor_and_Pollux","owner":"wntrblm","fullName":"wntrblm/Castor_and_Pollux","url":"https://github.com/wntrblm/Castor_and_Pollux","description":{"en":"A Juno-inspired dual oscillator","zh":"A Juno-inspired dual oscillator"},"relation":{"en":"A Juno-inspired dual oscillator","zh":"A Juno-inspired dual oscillator"},"stars":586,"forks":56,"openIssues":2,"language":"C","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:18.771Z","categories":["其他硬件相关"],"hardware":[],"topics":["c","eurorack","firmware","hardware","open-hardware","python"],"archived":false,"featured":false,"views":1},{"slug":"google-skywater-pdk","ecosystem":"Hardware","name":"skywater-pdk","owner":"google","fullName":"google/skywater-pdk","url":"https://github.com/google/skywater-pdk","description":{"en":"Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.","zh":"Open source process design kit for usage with SkyWater Technology Foundry's 130nm node."},"relation":{"en":"Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.","zh":"Open source process design kit for usage with SkyWater Technology Foundry's 130nm node."},"stars":3705,"forks":487,"openIssues":200,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:12.720Z","categories":["EDA工具","ASIC/芯片"],"hardware":[],"topics":["asic","asic-library","eda","magic","openram","openroad","pdk","skywater"],"archived":false,"featured":false,"views":1},{"slug":"sparkfun-openlog","ecosystem":"Hardware","name":"OpenLog","owner":"sparkfun","fullName":"sparkfun/OpenLog","url":"https://github.com/sparkfun/OpenLog","description":{"en":"Open Source Hardware Datalogger","zh":"Open Source Hardware Datalogger"},"relation":{"en":"Open Source Hardware Datalogger","zh":"Open Source Hardware Datalogger"},"stars":596,"forks":227,"openIssues":22,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:18.223Z","categories":["开源硬件(通用)"],"hardware":[],"topics":["data-logging","sparkfun-products"],"archived":false,"featured":false,"views":1},{"slug":"riscv-boom-riscv-boom","ecosystem":"Hardware","name":"riscv-boom","owner":"riscv-boom","fullName":"riscv-boom/riscv-boom","url":"https://github.com/riscv-boom/riscv-boom","description":{"en":"SonicBOOM: The Berkeley Out-of-Order Machine","zh":"SonicBOOM: The Berkeley Out-of-Order Machine"},"relation":{"en":"SonicBOOM: The Berkeley Out-of-Order Machine","zh":"SonicBOOM: The Berkeley Out-of-Order Machine"},"stars":2233,"forks":528,"openIssues":172,"language":"Scala","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:18.424Z","categories":["RISC-V","HDL/硬件描述语言"],"hardware":[],"topics":["berkeley","boom","chisel","riscv","riscv-boom","rocket-chip","rtl","scala"],"archived":false,"featured":false,"views":1},{"slug":"wangxuan95-fpga-foc","ecosystem":"Hardware","name":"FPGA-FOC","owner":"WangXuan95","fullName":"WangXuan95/FPGA-FOC","url":"https://github.com/WangXuan95/FPGA-FOC","description":{"en":"An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器，用于驱动BLDC/PMSM电机。","zh":"An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器，用于驱动BLDC/PMSM电机。"},"relation":{"en":"An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器，用于驱动BLDC/PMSM电机。","zh":"An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器，用于驱动BLDC/PMSM电机。"},"stars":962,"forks":266,"openIssues":4,"language":"Verilog","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:18.453Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["bldc","field-oriented-control","foc","fpga","motor","pmsm","svpwm","systemverilog","verilog"],"archived":false,"featured":false,"views":4},{"slug":"fpgawars-icestudio","ecosystem":"Hardware","name":"icestudio","owner":"FPGAwars","fullName":"FPGAwars/icestudio","url":"https://github.com/FPGAwars/icestudio","description":{"en":":snowflake: Visual editor for open FPGA boards","zh":":snowflake: Visual editor for open FPGA boards"},"relation":{"en":":snowflake: Visual editor for open FPGA boards","zh":":snowflake: Visual editor for open FPGA boards"},"stars":1933,"forks":282,"openIssues":23,"language":"JavaScript","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:18.517Z","categories":["FPGA","HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["blocks","editor","fpga","icestorm","icestudio","ide","javascript","lattice","verilog"],"archived":false,"featured":false,"views":1},{"slug":"langhuihui-monibuca","ecosystem":"Hardware","name":"monibuca","owner":"langhuihui","fullName":"langhuihui/monibuca","url":"https://github.com/langhuihui/monibuca","description":{"en":"🧩 Monibuca is a Modularized, Extensible framework for building Streaming Server","zh":"🧩 Monibuca is a Modularized, Extensible framework for building Streaming Server"},"relation":{"en":"🧩 Monibuca is a Modularized, Extensible framework for building Streaming Server","zh":"🧩 Monibuca is a Modularized, Extensible framework for building Streaming Server"},"stars":2412,"forks":352,"openIssues":20,"language":"Go","license":"AGPL-3.0","updatedAt":"2026-09-11T03:00:18.414Z","categories":["HDL/硬件描述语言","SoC"],"hardware":[],"topics":["flv","hdl","hls","livestream","mediaserver","mp4","record","relay","rtmp","rtp","rtsp","srt","ts","webrtc","websocket","webtransport"],"archived":false,"featured":false,"views":1},{"slug":"nickg-nvc","ecosystem":"Hardware","name":"nvc","owner":"nickg","fullName":"nickg/nvc","url":"https://github.com/nickg/nvc","description":{"en":"VHDL compiler and simulator","zh":"VHDL compiler and simulator"},"relation":{"en":"VHDL compiler and simulator","zh":"VHDL compiler and simulator"},"stars":878,"forks":117,"openIssues":106,"language":"C","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:18.713Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["compiler","fpga","simulator","verilog","vhdl"],"archived":false,"featured":false,"views":1},{"slug":"xilinx-xrt","ecosystem":"Hardware","name":"XRT","owner":"Xilinx","fullName":"Xilinx/XRT","url":"https://github.com/Xilinx/XRT","description":{"en":"Run Time for AIE and FPGA based platforms","zh":"Run Time for AIE and FPGA based platforms"},"relation":{"en":"Run Time for AIE and FPGA based platforms","zh":"Run Time for AIE and FPGA based platforms"},"stars":686,"forks":549,"openIssues":161,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:18.692Z","categories":["FPGA","硬件加速器"],"hardware":[],"topics":["aie","ctrlcode","fpga","hip","linux-kernel","npu","ryzen","versal","vitis","xrt"],"archived":false,"featured":false,"views":1},{"slug":"pconst-basic-verilog","ecosystem":"Hardware","name":"basic_verilog","owner":"pConst","fullName":"pConst/basic_verilog","url":"https://github.com/pConst/basic_verilog","description":{"en":"Must-have verilog systemverilog modules","zh":"Must-have verilog systemverilog modules"},"relation":{"en":"Must-have verilog systemverilog modules","zh":"Must-have verilog systemverilog modules"},"stars":2018,"forks":422,"openIssues":0,"language":"Verilog","license":"Unknown","updatedAt":"2026-09-11T03:00:14.176Z","categories":["FPGA","HDL/硬件描述语言","ASIC/芯片"],"hardware":[],"topics":["altera","debounce","delay","encoder","fifo","fpga","hls","pwm","spi-interface","spi-master","synchronizer","tcl","uart","uart-controller","uart-protocol","uart-receiver","uart-tx","uart-verilog","verilog","xilinx"],"archived":false,"featured":false,"views":1},{"slug":"olimex-olinuxino","ecosystem":"Hardware","name":"OLINUXINO","owner":"OLIMEX","fullName":"OLIMEX/OLINUXINO","url":"https://github.com/OLIMEX/OLINUXINO","description":{"en":"OLINUXINO is Open Source / Open Hardware, low cost from EUR 24 Linux Industrial grade Single Board Computer capable to operate -25+85C","zh":"OLINUXINO is Open Source / Open Hardware, low cost from EUR 24 Linux Industrial grade Single Board Computer capable to operate -25+85C"},"relation":{"en":"OLINUXINO is Open Source / Open Hardware, low cost from EUR 24 Linux Industrial grade Single Board Computer capable to operate -25+85C","zh":"OLINUXINO is Open Source / Open Hardware, low cost from EUR 24 Linux Industrial grade Single Board Computer capable to operate -25+85C"},"stars":1493,"forks":771,"openIssues":8,"language":"C","license":"Unknown","updatedAt":"2026-09-11T03:00:18.864Z","categories":["开源硬件(通用)"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"geigeigeist-totem","ecosystem":"Hardware","name":"TOTEM","owner":"GEIGEIGEIST","fullName":"GEIGEIGEIST/TOTEM","url":"https://github.com/GEIGEIGEIST/TOTEM","description":{"en":"TOTEM is a 38 keys column-staggered split keyboard. It meant to be used with a SEEED XIAO BLE or RP2040","zh":"TOTEM is a 38 keys column-staggered split keyboard. It meant to be used with a SEEED XIAO BLE or RP2040"},"relation":{"en":"TOTEM is a 38 keys column-staggered split keyboard. It meant to be used with a SEEED XIAO BLE or RP2040","zh":"TOTEM is a 38 keys column-staggered split keyboard. It meant to be used with a SEEED XIAO BLE or RP2040"},"stars":2020,"forks":278,"openIssues":41,"language":"C","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:14.666Z","categories":["PCB/电路板"],"hardware":[],"topics":["keyboard","pcb","split-keyboard","wireless","zmk-shield"],"archived":false,"featured":false,"views":1},{"slug":"enactic-openarm","ecosystem":"Hardware","name":"OpenArm","owner":"Enactic","fullName":"enactic/openarm","url":"https://github.com/enactic/openarm","description":{"en":"A fully open-source humanoid arm for physical AI research, teleoperation, and contact-rich tasks.","zh":"用于 Physical AI 研究、遥操作和接触式任务的全开源人形机械臂。"},"relation":{"en":"A fully open-source humanoid arm for physical AI research, teleoperation, and contact-rich tasks.","zh":"用于 Physical AI 研究、遥操作和接触式任务的全开源人形机械臂。"},"stars":2942,"forks":331,"openIssues":16,"language":"MDX","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:18.963Z","categories":[],"hardware":[],"topics":[],"archived":false,"featured":false,"views":2},{"slug":"ultraembedded-riscv","ecosystem":"Hardware","name":"riscv","owner":"ultraembedded","fullName":"ultraembedded/riscv","url":"https://github.com/ultraembedded/riscv","description":{"en":"RISC-V CPU Core (RV32IM)","zh":"RISC-V CPU Core (RV32IM)"},"relation":{"en":"RISC-V CPU Core (RV32IM)","zh":"RISC-V CPU Core (RV32IM)"},"stars":1785,"forks":294,"openIssues":17,"language":"Verilog","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:14.940Z","categories":["RISC-V","FPGA","CPU/处理器","HDL/硬件描述语言","EDA工具","ASIC/芯片"],"hardware":[],"topics":["asic","cpu","fpga","pipeline-processor","risc-v","riscv-linux","rv32i","rv32im","verification","verilator","verilog"],"archived":false,"featured":false,"views":2},{"slug":"delftopenhardware-awesome-open-hardware","ecosystem":"Hardware","name":"awesome-open-hardware","owner":"delftopenhardware","fullName":"delftopenhardware/awesome-open-hardware","url":"https://github.com/delftopenhardware/awesome-open-hardware","description":{"en":"🛠Helpful items for making open source hardware projects.","zh":"🛠Helpful items for making open source hardware projects."},"relation":{"en":"🛠Helpful items for making open source hardware projects.","zh":"🛠Helpful items for making open source hardware projects."},"stars":1056,"forks":50,"openIssues":3,"language":"Unknown","license":"CC0-1.0","updatedAt":"2026-09-11T03:00:16.188Z","categories":["开源硬件(通用)"],"hardware":[],"topics":["awesome","awesome-list","hardware","open-hardware","open-source-hardware"],"archived":false,"featured":false,"views":1},{"slug":"bperez77-xilinx-axidma","ecosystem":"Hardware","name":"xilinx_axidma","owner":"bperez77","fullName":"bperez77/xilinx_axidma","url":"https://github.com/bperez77/xilinx_axidma","description":{"en":"A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.","zh":"A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License."},"relation":{"en":"A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.","zh":"A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License."},"stars":555,"forks":262,"openIssues":84,"language":"C","license":"MIT","updatedAt":"2026-09-11T03:00:18.901Z","categories":["FPGA"],"hardware":[],"topics":["axi-dma","axi-vdma","dma-driver","driver","fpga","fpga-dma","linux-driver","userspace-dma","xilinx","xilinx-axi-dma","xilinx-axi-vdma","zedboard"],"archived":false,"featured":false,"views":1},{"slug":"librelane-librelane","ecosystem":"Hardware","name":"librelane","owner":"librelane","fullName":"librelane/librelane","url":"https://github.com/librelane/librelane","description":{"en":"ASIC implementation flow infrastructure, successor to OpenLane","zh":"ASIC implementation flow infrastructure, successor to OpenLane"},"relation":{"en":"ASIC implementation flow infrastructure, successor to OpenLane","zh":"ASIC implementation flow infrastructure, successor to OpenLane"},"stars":538,"forks":104,"openIssues":169,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:19.071Z","categories":["EDA工具","ASIC/芯片"],"hardware":[],"topics":["asic","asic-design","chip-design","digital-design","eda","electronic-design-automation","librelane","openlane"],"archived":false,"featured":false,"views":2},{"slug":"cariboulabs-cariboulite","ecosystem":"Hardware","name":"cariboulite","owner":"cariboulabs","fullName":"cariboulabs/cariboulite","url":"https://github.com/cariboulabs/cariboulite","description":{"en":"CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR","zh":"CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR"},"relation":{"en":"CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR","zh":"CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR"},"stars":1332,"forks":142,"openIssues":116,"language":"C","license":"Unknown","updatedAt":"2026-09-11T03:00:19.225Z","categories":["FPGA","EDA工具","信号处理/射频"],"hardware":[],"topics":["defined","fpga","ice40","icestorm","pi","radio","raspberry","rf","rpi","sdr","software","yosys"],"archived":false,"featured":false,"views":1},{"slug":"zephray-verilogboy","ecosystem":"Hardware","name":"VerilogBoy","owner":"zephray","fullName":"zephray/VerilogBoy","url":"https://github.com/zephray/VerilogBoy","description":{"en":"A Pi emulating a GameBoy sounds cheap. What about an FPGA?","zh":"A Pi emulating a GameBoy sounds cheap. What about an FPGA?"},"relation":{"en":"A Pi emulating a GameBoy sounds cheap. What about an FPGA?","zh":"A Pi emulating a GameBoy sounds cheap. What about an FPGA?"},"stars":543,"forks":64,"openIssues":5,"language":"Verilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:19.101Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1},{"slug":"pulp-platform-axi","ecosystem":"Hardware","name":"axi","owner":"pulp-platform","fullName":"pulp-platform/axi","url":"https://github.com/pulp-platform/axi","description":{"en":"AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication","zh":"AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication"},"relation":{"en":"AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication","zh":"AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication"},"stars":1690,"forks":373,"openIssues":66,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:14.942Z","categories":["FPGA","HDL/硬件描述语言","ASIC/芯片"],"hardware":[],"topics":["asic","axi","axi4","axi4-lite","fpga","hardware","ip","network-on-chip","rtl","systemverilog"],"archived":false,"featured":false,"views":1},{"slug":"probe-rs-probe-rs","ecosystem":"Hardware","name":"probe-rs","owner":"probe-rs","fullName":"probe-rs/probe-rs","url":"https://github.com/probe-rs/probe-rs","description":{"en":"A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host","zh":"A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host"},"relation":{"en":"A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host","zh":"A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host"},"stars":2933,"forks":637,"openIssues":355,"language":"Rust","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:19.243Z","categories":["RISC-V","嵌入式硬件"],"hardware":[],"topics":["arm","arm-cores","coresight","daplink","debug","debug-probes","jlink","probe-rs","riscv","rust","stlink"],"archived":false,"featured":false,"views":1},{"slug":"rustsbi-rustsbi","ecosystem":"Hardware","name":"rustsbi","owner":"rustsbi","fullName":"rustsbi/rustsbi","url":"https://github.com/rustsbi/rustsbi","description":{"en":"RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For binary download see prototyper folder.","zh":"RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For binary download see prototyper folder."},"relation":{"en":"RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For binary download see prototyper folder.","zh":"RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For binary download see prototyper folder."},"stars":1315,"forks":153,"openIssues":35,"language":"Rust","license":"MIT","updatedAt":"2026-09-11T03:00:15.285Z","categories":["RISC-V","嵌入式硬件"],"hardware":[],"topics":["bare-metal","riscv","rust","rust-embedded","rustsbi","sbi","sbi-specification"],"archived":false,"featured":false,"views":1},{"slug":"terostechnology-vscode-teroshdl","ecosystem":"Hardware","name":"vscode-terosHDL","owner":"TerosTechnology","fullName":"TerosTechnology/vscode-terosHDL","url":"https://github.com/TerosTechnology/vscode-terosHDL","description":{"en":"VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!","zh":"VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!"},"relation":{"en":"VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!","zh":"VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!"},"stars":739,"forks":71,"openIssues":232,"language":"VHDL","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:19.291Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["fpga","systemverilog","verilog","vhdl"],"archived":false,"featured":false,"views":3},{"slug":"verilator-verilator","ecosystem":"Hardware","name":"verilator","owner":"verilator","fullName":"verilator/verilator","url":"https://github.com/verilator/verilator","description":{"en":"Verilator open-source SystemVerilog simulator and lint system","zh":"Verilator open-source SystemVerilog simulator and lint system"},"relation":{"en":"Verilator open-source SystemVerilog simulator and lint system","zh":"Verilator open-source SystemVerilog simulator and lint system"},"stars":3919,"forks":893,"openIssues":294,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:19.318Z","categories":["HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["compilers","cpp","rtl","system-verilog","systemc","verilator","verilog","verilog-simulator"],"archived":false,"featured":false,"views":1},{"slug":"tenox7-ttyplot","ecosystem":"Hardware","name":"ttyplot","owner":"tenox7","fullName":"tenox7/ttyplot","url":"https://github.com/tenox7/ttyplot","description":{"en":"a realtime plotting utility for terminal/console with data input from stdin","zh":"a realtime plotting utility for terminal/console with data input from stdin"},"relation":{"en":"a realtime plotting utility for terminal/console with data input from stdin","zh":"a realtime plotting utility for terminal/console with data input from stdin"},"stars":1377,"forks":50,"openIssues":11,"language":"C","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:15.637Z","categories":["CPU/处理器","硬件加速器"],"hardware":[],"topics":["chart","cli","cli-app","command-line-tool","commandline","console","console-tool","cpu","graph","ping","pipe","pipeline","plot","realtime","sar","snmp","snmp-network-throughput","snmpget","stdin"],"archived":false,"featured":false,"views":1},{"slug":"oneapi-src-oneapi-samples","ecosystem":"Hardware","name":"oneAPI-samples","owner":"oneapi-src","fullName":"oneapi-src/oneAPI-samples","url":"https://github.com/oneapi-src/oneAPI-samples","description":{"en":"Samples for Intel® oneAPI Toolkits","zh":"Samples for Intel® oneAPI Toolkits"},"relation":{"en":"Samples for Intel® oneAPI Toolkits","zh":"Samples for Intel® oneAPI Toolkits"},"stars":1160,"forks":745,"openIssues":71,"language":"C++","license":"MIT","updatedAt":"2026-09-11T03:00:19.448Z","categories":["FPGA","CPU/处理器","EDA工具"],"hardware":[],"topics":["ai","cpu","cuda","fortran","fpga","gpu","jupyter","oneapi","oneccl","onedal","onednn","onedpl","onemkl","onetbb","python","pytorch","rendering","scikit-learn","sycl","tensorflow"],"archived":false,"featured":false,"views":1},{"slug":"wagiminator-atmega-soldering-station","ecosystem":"Hardware","name":"ATmega-Soldering-Station","owner":"wagiminator","fullName":"wagiminator/ATmega-Soldering-Station","url":"https://github.com/wagiminator/ATmega-Soldering-Station","description":{"en":"T12 Quick Heating Soldering Station","zh":"T12 Quick Heating Soldering Station"},"relation":{"en":"T12 Quick Heating Soldering Station","zh":"T12 Quick Heating Soldering Station"},"stars":1081,"forks":321,"openIssues":16,"language":"C++","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:16.042Z","categories":["PCB/电路板","嵌入式硬件"],"hardware":[],"topics":["arduino","atmega","atmega328p","avr","diy","oled","pcb","project","soldering","station","t12"],"archived":false,"featured":false,"views":1},{"slug":"vicharak-in-shrike","ecosystem":"Hardware","name":"shrike","owner":"vicharak-in","fullName":"vicharak-in/shrike","url":"https://github.com/vicharak-in/shrike","description":{"en":"Low cost microcontroller + FPGA board for makers , hobbyist and student for endless possibility.","zh":"Low cost microcontroller + FPGA board for makers , hobbyist and student for endless possibility."},"relation":{"en":"Low cost microcontroller + FPGA board for makers , hobbyist and student for endless possibility.","zh":"Low cost microcontroller + FPGA board for makers , hobbyist and student for endless possibility."},"stars":511,"forks":85,"openIssues":4,"language":"Verilog","license":"GPL-2.0","updatedAt":"2026-09-11T03:00:19.348Z","categories":["FPGA","HDL/硬件描述语言","嵌入式硬件"],"hardware":[],"topics":["circuitpython","embedded-c","esp32","fpga","fpga-board","iot","iot-platform","micropython","open-source","opensource-projects","opensource-toolchain","python","rp2040","rp2350","shrike","shrike-devboard","shrike-fpga","shrike-lite","verilog"],"archived":false,"featured":false,"views":1},{"slug":"kamgurgul-cpu-info","ecosystem":"Hardware","name":"cpu-info","owner":"kamgurgul","fullName":"kamgurgul/cpu-info","url":"https://github.com/kamgurgul/cpu-info","description":{"en":"CPU Info is a multiplatform application which provides information about device hardware and software","zh":"CPU Info is a multiplatform application which provides information about device hardware and software"},"relation":{"en":"CPU Info is a multiplatform application which provides information about device hardware and software","zh":"CPU Info is a multiplatform application which provides information about device hardware and software"},"stars":1070,"forks":125,"openIssues":10,"language":"Kotlin","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:19.594Z","categories":["CPU/处理器"],"hardware":[],"topics":["android","compose-multiplatform","cpu","desktop","ios","jvm","kmp","kotlin","kotlin-multiplatform","kotlin-multiplatform-sample","wasm"],"archived":false,"featured":false,"views":2},{"slug":"tzarc-keyboards","ecosystem":"Hardware","name":"keyboards","owner":"tzarc","fullName":"tzarc/keyboards","url":"https://github.com/tzarc/keyboards","description":{"en":"@tzarc's custom keyboard designs.","zh":"@tzarc's custom keyboard designs."},"relation":{"en":"@tzarc's custom keyboard designs.","zh":"@tzarc's custom keyboard designs."},"stars":986,"forks":43,"openIssues":2,"language":"HTML","license":"CERN-OHL-S-2.0","updatedAt":"2026-09-11T03:00:19.663Z","categories":["PCB/电路板"],"hardware":[],"topics":["diy","ergonomic-keyboard","hardware","keyboard","kicad","mechanical-keyboard","mechanical-keyboards","pcb","qmk","split-keyboard","split-keyboards"],"archived":false,"featured":false,"views":1},{"slug":"the-openroad-project-openroad","ecosystem":"Hardware","name":"OpenROAD","owner":"The-OpenROAD-Project","fullName":"The-OpenROAD-Project/OpenROAD","url":"https://github.com/The-OpenROAD-Project/OpenROAD","description":{"en":"OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/","zh":"OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/"},"relation":{"en":"OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/","zh":"OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/"},"stars":3089,"forks":1006,"openIssues":219,"language":"Verilog","license":"BSD-3-Clause","updatedAt":"2026-09-11T03:00:16.084Z","categories":["HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["cpp","def","eda","gdsii","lef","opendb-database","openroad","rtl","tcl","timing-analysis","verilog"],"archived":false,"featured":false,"views":6},{"slug":"atopile-atopile","ecosystem":"Hardware","name":"atopile","owner":"atopile","fullName":"atopile/atopile","url":"https://github.com/atopile/atopile","description":{"en":"Design circuit boards with code! ✨ Get software-like design reuse 🚀, validation, version control and collaboration in hardware; starting with electronics ⚡️","zh":"Design circuit boards with code! ✨ Get software-like design reuse 🚀, validation, version control and collaboration in hardware; starting with electronics ⚡️"},"relation":{"en":"Design circuit boards with code! ✨ Get software-like design reuse 🚀, validation, version control and collaboration in hardware; starting with electronics ⚡️","zh":"Design circuit boards with code! ✨ Get software-like design reuse 🚀, validation, version control and collaboration in hardware; starting with electronics ⚡️"},"stars":3888,"forks":234,"openIssues":24,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:19.572Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["agent","ai","cad","eda","electronics"],"archived":false,"featured":false,"views":1},{"slug":"simdutf-simdutf","ecosystem":"Hardware","name":"simdutf","owner":"simdutf","fullName":"simdutf/simdutf","url":"https://github.com/simdutf/simdutf","description":{"en":"Unicode routines (UTF8, UTF16, UTF32) and Base64: billions of characters per second using SSE2, AVX2, NEON, AVX-512, RISC-V Vector Extension, LoongArch64, POWER. Part of Node.js, WebKit/Safari, Ladybird, Chromium, Cloudflare Workers,  Ghostty and Bun.","zh":"Unicode routines (UTF8, UTF16, UTF32) and Base64: billions of characters per second using SSE2, AVX2, NEON, AVX-512, RISC-V Vector Extension, LoongArch64, POWER. Part of Node.js, WebKit/Safari, Ladybird, Chromium, Cloudflare Workers,  Ghostty and Bun."},"relation":{"en":"Unicode routines (UTF8, UTF16, UTF32) and Base64: billions of characters per second using SSE2, AVX2, NEON, AVX-512, RISC-V Vector Extension, LoongArch64, POWER. Part of Node.js, WebKit/Safari, Ladybird, Chromium, Cloudflare Workers,  Ghostty and Bun.","zh":"Unicode routines (UTF8, UTF16, UTF32) and Base64: billions of characters per second using SSE2, AVX2, NEON, AVX-512, RISC-V Vector Extension, LoongArch64, POWER. Part of Node.js, WebKit/Safari, Ladybird, Chromium, Cloudflare Workers,  Ghostty and Bun."},"stars":1960,"forks":153,"openIssues":72,"language":"C++","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:19.597Z","categories":["RISC-V"],"hardware":[],"topics":["avx-512","avx2","base64","neon","ppc64le","risc-v","simd","sse2","transcoding","unicode","utf16","utf8"],"archived":false,"featured":false,"views":3},{"slug":"konosubakonoakua-fpga-mcu-debugger-collections","ecosystem":"Hardware","name":"FPGA_MCU_Debugger_Collections","owner":"konosubakonoakua","fullName":"ra9fael/FPGA_MCU_Debugger_Collections","url":"https://github.com/ra9fael/FPGA_MCU_Debugger_Collections","description":{"en":"各种LInk大合集","zh":"各种LInk大合集"},"relation":{"en":"各种LInk大合集","zh":"各种LInk大合集"},"stars":748,"forks":309,"openIssues":0,"language":"Java","license":"Unknown","updatedAt":"2026-09-11T03:00:20.003Z","categories":["FPGA","PCB/电路板","嵌入式硬件"],"hardware":[],"topics":["bootloader","cmsis-dap","daplink","debugger","digilent","diy","fpga","ftdi","jlink","jtag","mcu","pcb","pcb-design","stlink","stm32","vivado","xilinx"],"archived":false,"featured":false,"views":1},{"slug":"openscopeproject-interactivehtmlbom","ecosystem":"Hardware","name":"InteractiveHtmlBom","owner":"openscopeproject","fullName":"openscopeproject/InteractiveHtmlBom","url":"https://github.com/openscopeproject/InteractiveHtmlBom","description":{"en":"Interactive HTML BOM generation plugin for KiCad, EasyEDA, Eagle, Fusion360 and Allegro PCB designer","zh":"Interactive HTML BOM generation plugin for KiCad, EasyEDA, Eagle, Fusion360 and Allegro PCB designer"},"relation":{"en":"Interactive HTML BOM generation plugin for KiCad, EasyEDA, Eagle, Fusion360 and Allegro PCB designer","zh":"Interactive HTML BOM generation plugin for KiCad, EasyEDA, Eagle, Fusion360 and Allegro PCB designer"},"stars":4564,"forks":578,"openIssues":43,"language":"Python","license":"MIT","updatedAt":"2026-09-11T03:00:19.734Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["action-plugin","bom-tool","kicad","pcb","pcbnew"],"archived":false,"featured":false,"views":1},{"slug":"spinalhdl-spinalhdl","ecosystem":"Hardware","name":"SpinalHDL","owner":"SpinalHDL","fullName":"SpinalHDL/SpinalHDL","url":"https://github.com/SpinalHDL/SpinalHDL","description":{"en":"Scala based HDL","zh":"Scala based HDL"},"relation":{"en":"Scala based HDL","zh":"Scala based HDL"},"stars":2037,"forks":389,"openIssues":174,"language":"Scala","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:16.423Z","categories":["FPGA","HDL/硬件描述语言"],"hardware":[],"topics":["fpga","rtl","scala","verilog","vhdl"],"archived":false,"featured":false,"views":1},{"slug":"tjhorner-upsy-desky","ecosystem":"Hardware","name":"upsy-desky","owner":"tjhorner","fullName":"tjhorner/upsy-desky","url":"https://github.com/tjhorner/upsy-desky","description":{"en":"Make your standing desk smarter","zh":"Make your standing desk smarter"},"relation":{"en":"Make your standing desk smarter","zh":"Make your standing desk smarter"},"stars":824,"forks":55,"openIssues":37,"language":"Shell","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:19.814Z","categories":["PCB/电路板"],"hardware":[],"topics":["esphome","hardware","home-assistant","home-automation","kicad","open-hardware","pcb","standing-desk"],"archived":false,"featured":false,"views":1},{"slug":"seldridge-verilog","ecosystem":"Hardware","name":"verilog","owner":"seldridge","fullName":"seldridge/verilog","url":"https://github.com/seldridge/verilog","description":{"en":"Repository for basic (and not so basic) Verilog blocks with high re-use potential","zh":"Repository for basic (and not so basic) Verilog blocks with high re-use potential"},"relation":{"en":"Repository for basic (and not so basic) Verilog blocks with high re-use potential","zh":"Repository for basic (and not so basic) Verilog blocks with high re-use potential"},"stars":627,"forks":148,"openIssues":0,"language":"Verilog","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:19.993Z","categories":["FPGA","HDL/硬件描述语言","ASIC/芯片"],"hardware":[],"topics":["fpga","hardware","rtl","verilog"],"archived":false,"featured":false,"views":1},{"slug":"eclipse-embed-cdt-eclipse-plugins","ecosystem":"Hardware","name":"eclipse-plugins","owner":"eclipse-embed-cdt","fullName":"eclipse-embed-cdt/eclipse-plugins","url":"https://github.com/eclipse-embed-cdt/eclipse-plugins","description":{"en":"The Eclipse Embedded CDT plug-ins for Arm & RISC-V C/C++ developers (formerly known as the GNU MCU Eclipse plug-ins). Includes the archive of previous plug-ins versions, as Releases.","zh":"The Eclipse Embedded CDT plug-ins for Arm & RISC-V C/C++ developers (formerly known as the GNU MCU Eclipse plug-ins). Includes the archive of previous plug-ins versions, as Releases."},"relation":{"en":"The Eclipse Embedded CDT plug-ins for Arm & RISC-V C/C++ developers (formerly known as the GNU MCU Eclipse plug-ins). Includes the archive of previous plug-ins versions, as Releases.","zh":"The Eclipse Embedded CDT plug-ins for Arm & RISC-V C/C++ developers (formerly known as the GNU MCU Eclipse plug-ins). Includes the archive of previous plug-ins versions, as Releases."},"stars":559,"forks":135,"openIssues":106,"language":"C","license":"EPL-2.0","updatedAt":"2026-09-11T03:00:20.046Z","categories":["RISC-V","嵌入式硬件"],"hardware":[],"topics":["arm","cdt","eclipse","eclipse-marketplace","embedded","plug-ins","plugins","risc-v"],"archived":false,"featured":false,"views":1},{"slug":"layoutbox-pinlayout","ecosystem":"Hardware","name":"PinLayout","owner":"layoutBox","fullName":"layoutBox/PinLayout","url":"https://github.com/layoutBox/PinLayout","description":{"en":"Fast Swift Views layouting without auto layout. No magic, pure code, full control and blazing fast. Concise syntax, intuitive, readable & chainable. [iOS/macOS/tvOS/CALayer]","zh":"Fast Swift Views layouting without auto layout. No magic, pure code, full control and blazing fast. Concise syntax, intuitive, readable & chainable. [iOS/macOS/tvOS/CALayer]"},"relation":{"en":"Fast Swift Views layouting without auto layout. No magic, pure code, full control and blazing fast. Concise syntax, intuitive, readable & chainable. [iOS/macOS/tvOS/CALayer]","zh":"Fast Swift Views layouting without auto layout. No magic, pure code, full control and blazing fast. Concise syntax, intuitive, readable & chainable. [iOS/macOS/tvOS/CALayer]"},"stars":2435,"forks":148,"openIssues":17,"language":"Swift","license":"MIT","updatedAt":"2026-09-11T03:00:16.439Z","categories":["HDL/硬件描述语言"],"hardware":[],"topics":["anchor","carthage","chainable-methods","cocoapod","ios","ios-lib","ios-swift","ios-ui","language","layout","layout-engine","left-language","margin","rtl","swift","swift-3","swift-framework","swift-library","uiview-extension"],"archived":false,"featured":false,"views":1},{"slug":"beekeeb-piantor","ecosystem":"Hardware","name":"piantor","owner":"beekeeb","fullName":"beekeeb/piantor","url":"https://github.com/beekeeb/piantor","description":{"en":"The Piantor Keyboard is a beginner-friendly, easy-to-solder, 42-key or 36-key, diodeless, low profile aggressive column staggered, hotswappable and non-hotswappable, programmable ergonomic mechanical split keyboard powered by Raspberry Pi Pico or other compatible RP2040 boards. It is based on the Cantor Keyboard.","zh":"The Piantor Keyboard is a beginner-friendly, easy-to-solder, 42-key or 36-key, diodeless, low profile aggressive column staggered, hotswappable and non-hotswappable, programmable ergonomic mechanical split keyboard powered by Raspberry Pi Pico or other compatible RP2040 boards. It is based on the Cantor Keyboard."},"relation":{"en":"The Piantor Keyboard is a beginner-friendly, easy-to-solder, 42-key or 36-key, diodeless, low profile aggressive column staggered, hotswappable and non-hotswappable, programmable ergonomic mechanical split keyboard powered by Raspberry Pi Pico or other compatible RP2040 boards. It is based on the Cantor Keyboard.","zh":"The Piantor Keyboard is a beginner-friendly, easy-to-solder, 42-key or 36-key, diodeless, low profile aggressive column staggered, hotswappable and non-hotswappable, programmable ergonomic mechanical split keyboard powered by Raspberry Pi Pico or other compatible RP2040 boards. It is based on the Cantor Keyboard."},"stars":867,"forks":61,"openIssues":22,"language":"Unknown","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:20.075Z","categories":["PCB/电路板"],"hardware":[],"topics":["36-key","40-percent","42-key","electronics","ergonomic-keyboard","keyboard","keyboards","kicad","kmk","kmk-firmware","mechanical-keyboard","pcb","prk","qmk","raspberry-pi-pico","rp2040","split-keyboard","via","vial","zmk"],"archived":false,"featured":false,"views":1},{"slug":"opentimer-opentimer","ecosystem":"Hardware","name":"OpenTimer","owner":"OpenTimer","fullName":"OpenTimer/OpenTimer","url":"https://github.com/OpenTimer/OpenTimer","description":{"en":"A High-performance Timing Analysis Tool for VLSI Systems","zh":"A High-performance Timing Analysis Tool for VLSI Systems"},"relation":{"en":"A High-performance Timing Analysis Tool for VLSI Systems","zh":"A High-performance Timing Analysis Tool for VLSI Systems"},"stars":716,"forks":175,"openIssues":63,"language":"Verilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:16.629Z","categories":["HDL/硬件描述语言","EDA工具","ASIC/芯片"],"hardware":[],"topics":["cad","circuit-analysis","circuit-simulation","circuit-simulator","computer-aided-design","cpp17","eda","electronic-design-automation","parallel-computing","sta","static-timing-analysis","verilog","vlsi","vlsi-circuits","vlsi-physical-design"],"archived":false,"featured":false,"views":2},{"slug":"vlsi-eda-poc","ecosystem":"Hardware","name":"PoC","owner":"VLSI-EDA","fullName":"VLSI-EDA/PoC","url":"https://github.com/VLSI-EDA/PoC","description":{"en":"The PoC Library has been forked to github.com/VHDL/PoC. See new address below","zh":"The PoC Library has been forked to github.com/VHDL/PoC. See new address below"},"relation":{"en":"The PoC Library has been forked to github.com/VHDL/PoC. See new address below","zh":"The PoC Library has been forked to github.com/VHDL/PoC. See new address below"},"stars":607,"forks":114,"openIssues":36,"language":"VHDL","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:20.171Z","categories":["FPGA","HDL/硬件描述语言","EDA工具","ASIC/芯片"],"hardware":[],"topics":["altera","asic","fpga","hardware-designs","hardware-libraries","hardware-modules","lattice","osvvm","poc-library","python","regression-testing","simulation","synthesis","testbenches","uvvm","verification","vhdl","vlsi","vunit","xilinx"],"archived":false,"featured":false,"views":2},{"slug":"irev-dev-round-anything","ecosystem":"Hardware","name":"Round-Anything","owner":"Irev-Dev","fullName":"Irev-Dev/Round-Anything","url":"https://github.com/Irev-Dev/Round-Anything","description":{"en":"A set of OpenSCAD utilities for adding radii and fillets, that embodies a robust approach to developing OpenSCAD parts.","zh":"A set of OpenSCAD utilities for adding radii and fillets, that embodies a robust approach to developing OpenSCAD parts."},"relation":{"en":"A set of OpenSCAD utilities for adding radii and fillets, that embodies a robust approach to developing OpenSCAD parts.","zh":"A set of OpenSCAD utilities for adding radii and fillets, that embodies a robust approach to developing OpenSCAD parts."},"stars":677,"forks":52,"openIssues":14,"language":"OpenSCAD","license":"MIT","updatedAt":"2026-09-11T03:00:20.253Z","categories":["其他硬件相关"],"hardware":[],"topics":["corner","corners","fillet","fillets","framework","hardward","library","open-source-hardware","openscad","openscad-framework","polygon","radii","radiuses","round","smooth"],"archived":false,"featured":false,"views":2},{"slug":"hukenovs-dsp-theory","ecosystem":"Hardware","name":"dsp-theory","owner":"hukenovs","fullName":"hukenovs/dsp-theory","url":"https://github.com/hukenovs/dsp-theory","description":{"en":"Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.","zh":"Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc."},"relation":{"en":"Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.","zh":"Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc."},"stars":1236,"forks":204,"openIssues":3,"language":"Jupyter Notebook","license":"GPL-3.0","updatedAt":"2026-09-11T03:00:16.878Z","categories":["FPGA","信号处理/射频"],"hardware":[],"topics":["convolution","digital-signal-processing","dsp","fast-fourier-transform","fft","finite-impulse-response","fir","fpga","lectures","lessons","numpy","numpy-tutorial","python","scipy","tutorial"],"archived":false,"featured":false,"views":3},{"slug":"bennymeg-fabrication-toolkit","ecosystem":"Hardware","name":"Fabrication-Toolkit","owner":"bennymeg","fullName":"bennymeg/Fabrication-Toolkit","url":"https://github.com/bennymeg/Fabrication-Toolkit","description":{"en":"An JLC PCB Fabrication Plugin for KiCad","zh":"An JLC PCB Fabrication Plugin for KiCad"},"relation":{"en":"An JLC PCB Fabrication Plugin for KiCad","zh":"An JLC PCB Fabrication Plugin for KiCad"},"stars":676,"forks":95,"openIssues":30,"language":"Python","license":"Apache-2.0","updatedAt":"2026-09-11T03:00:17.716Z","categories":["EDA工具","PCB/电路板"],"hardware":[],"topics":["eda","fabrication","jlc","jlcpcb","kicad","lcsc","pcb","pcba","plugin","toolkit"],"archived":false,"featured":false,"views":3},{"slug":"firesim-firesim","ecosystem":"Hardware","name":"firesim","owner":"firesim","fullName":"firesim/firesim","url":"https://github.com/firesim/firesim","description":{"en":"FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility","zh":"FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility"},"relation":{"en":"FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility","zh":"FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility"},"stars":1040,"forks":273,"openIssues":239,"language":"Scala","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:17.806Z","categories":["RISC-V","FPGA","HDL/硬件描述语言","EDA工具"],"hardware":[],"topics":["boom","cloud","datacenter","firesim","fpga","hardware","on-prem","risc-v","rocket-chip","simulation"],"archived":false,"featured":false,"views":2},{"slug":"openhwgroup-cvw","ecosystem":"Hardware","name":"cvw","owner":"openhwgroup","fullName":"openhwgroup/cvw","url":"https://github.com/openhwgroup/cvw","description":{"en":"CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F,  M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.","zh":"CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F,  M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals."},"relation":{"en":"CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F,  M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.","zh":"CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F,  M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals."},"stars":619,"forks":562,"openIssues":37,"language":"SystemVerilog","license":"NOASSERTION","updatedAt":"2026-09-11T03:00:17.912Z","categories":["RISC-V","CPU/处理器","SoC","ASIC/芯片"],"hardware":[],"topics":[],"archived":false,"featured":false,"views":1}]}